Patents by Inventor Tingjun Xie
Tingjun Xie has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20230386578Abstract: A processing device in a memory sub-system initiates a partial block handling protocol for a closed block of a memory device. The block includes a plurality of wordlines. The processing device further sends a first programming command to the memory device to program one or more wordlines of the block with first padding data. The one or more wordlines are adjacent to a last wordline of the block programmed before the block was closed. In addition, the processing device sends a second programming command to the memory device to concurrently program a remaining set of the plurality of wordlines of the block to a threshold voltage.Type: ApplicationFiled: May 26, 2022Publication date: November 30, 2023Inventors: Zhongguang Xu, Tingjun Xie, Murong Lang
-
Patent number: 11790998Abstract: A plurality of memory units residing in a first location of a memory device is identified, wherein the first location of the memory device corresponds to a first layer of a plurality of layers of the memory device. It is determined whether a write disturb capability associated with the first location of the memory device satisfies a threshold criterion. Responsive to determining that the write disturb capability associated with the first location of the memory device satisfies the threshold criterion, a plurality of logical addresses associated with the plurality of memory units is remapped to a second location of the memory device, wherein the second location of the memory device corresponds to a second layer of the plurality of layers of the memory device, and wherein a write disturb capability associated with the second location of the memory device does not satisfy the threshold criterion.Type: GrantFiled: August 25, 2021Date of Patent: October 17, 2023Assignee: Micron Technology, Inc.Inventors: Tingjun Xie, Zhenming Zhou, Zhenlei Shen, Charles See Yeung Kwong
-
Patent number: 11775388Abstract: A first error rate based on a first read operation performed on a memory device is obtained. An individual data unit of the memory device that satisfies a first threshold criterion associated with a defect candidate is determined. A defect verification operation on the individual data unit to obtain a second error rate is performed. The individual data unit that satisfies a second threshold criterion associated with a defect is determined.Type: GrantFiled: October 24, 2022Date of Patent: October 3, 2023Assignee: Micron Technology, Inc.Inventors: Zhenlei Shen, Tingjun Xie, Frederick Adi, Wei Wang, Zhenming Zhou
-
Patent number: 11762589Abstract: A current operating characteristic value of a unit of the memory device is identified. An operating characteristic threshold value is identified from a set of operating characteristic thresholds, where the current operating characteristic value satisfies an operating characteristic threshold criterion that is based on the operating characteristic threshold value. A set of write-to-read (W2R) delay time thresholds that corresponds to the operating characteristic threshold value is identified from a plurality of sets of W2R delay time thresholds. Each of the W2R delay time thresholds in the set is associated with a corresponding read voltage level. A W2R delay time threshold associated with a W2R delay time threshold criterion is identified from the set of W2R delay time thresholds, where the W2R threshold criterion is satisfied by a current W2R delay time of the memory sub-system. A read voltage level associated with the identified W2R delay time threshold is identified.Type: GrantFiled: August 6, 2021Date of Patent: September 19, 2023Assignee: Micron Technology, Inc.Inventors: Zhongguang Xu, Tingjun Xie, Murong Lang, Zhenming Zhou
-
Patent number: 11756635Abstract: A system comprises a plurality of memory devices storing a set of codewords and a processing device, operatively coupled to the plurality of memory devices, to perform operations including: detecting a power-on of the system; determining a read-retry trigger rate (TR) based on reading a subset of the codewords during a time interval directly after actual initialization of the plurality of memory devices, wherein the time interval includes a time period before entering a normal operating mode, and no full-memory refresh operation is performed during the normal operating mode; determining whether the TR satisfies a threshold criterion; and in response to the TR not satisfying the threshold criterion, initializing the full-memory refresh operation of the plurality of memory devices.Type: GrantFiled: June 28, 2022Date of Patent: September 12, 2023Assignee: Micron Technology, Inc.Inventors: Tingjun Xie, Zhenlei Shen, Zhenming Zhou
-
Patent number: 11742029Abstract: A method includes performing a first write operation that writes data to a first memory unit of a group of memory units in a memory device, determining a write-to-write (W2W) delay based on a time difference between the first write operation and a second write operation on a memory unit in the group of memory units, wherein the second write operation occurred prior to the first write operation, identifying a threshold time criterion that is satisfied by the W2W delay, identifying a first read voltage level associated with the threshold time criterion, and associating the first read voltage level with a second memory unit of the group of memory units. The second memory unit can be associated with a second read voltage level that satisfies a selection criterion based on a comparison of the second read voltage level to the first read voltage level.Type: GrantFiled: August 13, 2021Date of Patent: August 29, 2023Assignee: Micron Technology, Inc.Inventors: Zhongguang Xu, Tingjun Xie, Murong Lang, Zhenming Zhou
-
Patent number: 11734094Abstract: A method includes monitoring, by a processing device, error characteristics of a particular memory component among a plurality of memory components of a memory sub-system and detecting, by the processing device and based on the monitored error characteristics, an error characteristic associated with the particular memory component that exhibits a value that is greater than or equal to a threshold error characteristic value. The method can further include causing, by the processing device, a counter coupled to the plurality of memory components to be updated in response to the detection that the particular memory component exhibits the value of the error characteristic that is greater than or equal to the threshold error characteristic value.Type: GrantFiled: August 19, 2020Date of Patent: August 22, 2023Assignee: Micron Technology, Inc.Inventors: Seungjune Jeon, Tingjun Xie
-
Patent number: 11735284Abstract: A system and method for optimizing seasoning trim values based on form factors in memory sub-system manufacturing. An example method includes selecting a baseline set of trim values based on a set of memory sub-system form factors; generating a first modified set of trim values for seasoning operations by modifying a first trim value of the baseline trim values; causing each memory sub-system of a plurality of memory sub-systems to perform seasoning operations using the first modified set of trim values; responsive to determining that a memory sub-system of the plurality of memory sub-system failed to satisfy a predetermined criterion, determining whether the memory sub-system is extrinsically defective; responsive to determining that the memory sub-system is extrinsically defective, removing the extrinsically defective memory sub-system from the set of memory sub-systems; and generating a second modified set of trim values for seasoning operations.Type: GrantFiled: October 6, 2022Date of Patent: August 22, 2023Assignee: Micron Technology, Inc.Inventors: Tingjun Xie, Murong Lang, Zhenming Zhou
-
Publication number: 20230244566Abstract: Disclosed is a system that comprises a memory device and a processing device, operatively coupled with the memory device, to perform operations that include, determining that a value of a write counter associated with the memory device satisfies a first threshold criterion, wherein the write counter is a global counter indicating a number of write operations to the memory device. The operations performed by the processing device further include determining that a set of failed bit count statistics corresponding to a plurality of codewords of a memory unit satisfies a second threshold criterion. The operations performed by the processing device further include, responsive to determining that the set of failed bit count statistics corresponding to the plurality of codewords of the memory unit satisfies the second threshold criterion, performing a write scrub operation on the memory unit.Type: ApplicationFiled: April 6, 2023Publication date: August 3, 2023Inventors: Zhenming Zhou, Tingjun Xie, Charles See Yeung Kwong
-
Patent number: 11709733Abstract: Data to be stored at a memory sub-system can be received from a host system. A portion of the host data that includes user data and another portion of the host data that includes system metadata can be determined. A mapping for a data structure can be received that identifies locations of the data structure that are fixed with respect to an encoding operation and locations of the data structure that are not fixed with respect to the encoding operation. The data structure can be generated for the user data and system metadata based on the mapping, and an encoding operation can be performed on the data structure to generate a codeword.Type: GrantFiled: March 29, 2021Date of Patent: July 25, 2023Assignee: Micron Technology, Inc.Inventors: Tingjun Xie, Ying Yu Tai, Jiangli Zhu
-
Patent number: 11694017Abstract: A quality rating for a memory device to be installed at a memory sub-system is determined, where the quality rating corresponds to a performance of the memory device at one or more operating temperatures. A determination is made whether the quality rating for the memory device satisfies a first quality rating condition associated with a first temperature zone of two or more temperature zones of the memory sub-system. Responsive to the determination that the quality rating for the memory device satisfies the first quality rating condition, the memory device is assigned to be installed at a first memory device socket of the first temperature zone.Type: GrantFiled: July 15, 2020Date of Patent: July 4, 2023Assignee: Micron Technology, Inc.Inventors: Zhenlei Shen, Tingjun Xie, Charles See Yeung Kwong
-
Patent number: 11693736Abstract: In response to a determination that an error rating condition associated with a memory device is satisfied, a first error correction operation is performed at the memory device to correct one or more first errors associated with a first memory access operation at the memory device. A detection is made that at least one of a state of the memory device has changed from a first state to a second state or a behavior of the memory device has changed from a first behavior level to a second behavior level. The error rating condition is modified in view of the at least one of the second state of the memory device or the second behavior level of the memory device. In response to a determination that the modified error rating condition is satisfied, a second error correction operation is performed at the memory device to correct one or more second errors associated with a second memory access operation performed at the memory device.Type: GrantFiled: May 16, 2022Date of Patent: July 4, 2023Assignee: Micron Technology, Inc.Inventors: Zhenlei Shen, Tingjun Xie
-
Publication number: 20230206997Abstract: A programming operation is performed on a first set of memory cells addressable by a first wordline (WL), wherein the first set of memory cells are comprised by an open translation unit (TU) of memory cells. It is determined that a second set of memory cells comprised by the open TU are in a coarse programming state, wherein the second set of memory cells is addressable by a second WL. In response to determining that the second set of memory cells satisfies a threshold criterion, a programming state verify level associated with the second WL is reduced by a verify level offset. A programming state gate step size associated with each WL of the open TU is reduced by a predefined value. A programming operation is performed on the second set of memory cells using the reduced programming state verify level and the reduced programming state gate step size.Type: ApplicationFiled: January 20, 2022Publication date: June 29, 2023Inventors: Murong Lang, Zhenming Zhou, Jian Huang, Tingjun Xie, Jiangli Zhu, Nagendra Prasad Ganesh Rao, Sead Zildzic
-
Publication number: 20230207041Abstract: A system includes a memory device having groups of managed units and a processing device coupled to the memory device. The processing device, during power on of the memory device, causes a read operation to be performed at a subset of a group of managed units and determines a bit error rate related to data read from the subset of the group of managed units. The bit error rate is a directional bit error rate resulting from an erroneously determined state compared to a programmed state that transitions between two opposing states. In response to the bit error rate satisfying a threshold criterion, the processing device causes a rewrite of the data stored at the group of managed units.Type: ApplicationFiled: March 6, 2023Publication date: June 29, 2023Inventors: Zhenlei Shen, Tingjun Xie, Zhenming Zhou
-
Patent number: 11687248Abstract: Respective life expectancies of a first data unit and a second data unit of the memory device is obtained. A first initial age value corresponding to the first data unit and a second initial age value corresponding to the second data unit are determined. A lower one of the first initial age value and the second initial age value is identified. A first media management operation on a corresponding one of the first data unit or the second data unit associated with the lower one of the first initial age value and the second initial age value is performed. A second media management operation on the first data unit and the second data unit is performed.Type: GrantFiled: May 13, 2021Date of Patent: June 27, 2023Assignee: Micron Technology, Inc.Inventors: Zhongguang Xu, Zhenlei Shen, Tingjun Xie, Seungjune Jeon, Murong Lang, Zhenming Zhou
-
Patent number: 11688485Abstract: A processing device in a memory system determines a first error rate corresponding to a first set of write-to-read delay times at a first end of a range of write-to-read delay times for a memory device and a second error rate corresponding to a second set of write-to-read delay times at a second end of the range of write-to-read delay times, and determines whether a ratio of the first error rate to the second error rate satisfies a threshold criterion.Type: GrantFiled: July 27, 2021Date of Patent: June 27, 2023Assignee: Micron Technology, Inc.Inventors: Tingjun Xie, Zhengang Chen
-
Patent number: 11688467Abstract: Described herein are embodiments related to defect detection in memory components of memory systems with time-varying bit error rate. A processing device determines that a bit error rate (BER) corresponding to a read operation to read a unit of data in a memory component satisfies a threshold criterion, determines a write-to-read (W2R) delay for the read operation, wherein the W2R delay comprises a difference between a time of the read operation and a write timestamp indicating when the unit of data was written to the memory component, and determines whether the W2R delay is within a W2R delay range corresponding to an initial read voltage level used by the read operation to read the unit of data. The processing device initiates a defect detection operation responsive to the W2R delay being within the W2R delay range, the defect detection operation to detect time-varying defects in the memory component.Type: GrantFiled: June 14, 2021Date of Patent: June 27, 2023Assignee: Micron Technology, Inc.Inventors: Zhengang Chen, Sai Krishna Mylavarapu, Zhenlei Shen, Tingjun Xie, Charles S. Kwong
-
Patent number: 11656936Abstract: Disclosed is a system that comprises a memory device and a processing device, operatively coupled with the memory device, to perform operations that include, determining that a value of a write counter associated with the memory device satisfies a first threshold criterion. The operations performed by the processing device further include, responsive to determining that the value of the write counter satisfies the first threshold criterion, identifying a first memory unit and a second memory unit of the memory device, the second memory unit comprising one or more memory cells adjacent to one or more memory cells of the first memory unit. The operations performed by the processing device further include performing a read operation on the second memory unit to determine a set of failed bit count statistics corresponding to a plurality of codewords of the second memory unit.Type: GrantFiled: September 7, 2021Date of Patent: May 23, 2023Assignee: Micron Technology, Inc.Inventors: Zhenming Zhou, Tingjun Xie, Charles See Yeung Kwong
-
Patent number: 11651834Abstract: A system and method for optimizing a memory sub-system to compensate for memory device degradation. An example system including a memory controller operatively coupled with a memory device and configured to perform operations comprising: updating a setting of the memory device, wherein the setting changes a duty cycle of a signal of the memory device and comprises a first value for a first configuration and comprises a second value for a second configuration; storing error data that indicates errors when using the first configuration and errors when using the second configuration; determining a value for the setting based on the error data, wherein the determined value minimizes errors associated with the memory device; and storing the determined value for the setting of the memory device.Type: GrantFiled: May 11, 2021Date of Patent: May 16, 2023Assignee: Micron Technology, Inc.Inventors: Yang Lu, Zhenming Zhou, Jiangli Zhu, Tingjun Xie
-
Publication number: 20230120838Abstract: A processing device in a memory sub-system initiates read operations on each of a plurality of segments in a first region of the memory device during a first time interval, wherein at least a subset of the plurality of segments in the first region of the memory device are storing host data. The processing device further receives, as a result of at least one read operation, at least one data signal from a corresponding one of the plurality of segments in the first region of the memory device, and performs a signal calibration operation using the at least one data signal to synchronize one or more relevant signals with a reference clock signal used by the processing device.Type: ApplicationFiled: December 21, 2022Publication date: April 20, 2023Inventors: Tingjun Xie, Zhenming Zhou, Zhenlei Shen, Chih-Kuo Kao