Patents by Inventor Tom Altus
Tom Altus has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11927690Abstract: A radar device is provided that includes a timing control component operable to generate, for each chirp of a sequence of chirps according to a set of chirp configuration parameters and a chirp profile for the chirp, chirp control signals to cause the radar device to transmit the chirp, the timing control component having chirp configuration parameter inputs, chirp profile parameter inputs, a chirp address output, and chirp control signal outputs, a chirp configuration storage component having chirp configuration parameter outputs coupled to corresponding inputs of the configuration parameter inputs of the timing control component, a chirp profile address output, and a chirp address input coupled to the chirp address output, and a chirp profile storage component having chirp profile parameter outputs coupled to the chirp profile parameter inputs of the timing control component; and a chirp profile address input coupled to the chirp profile address output.Type: GrantFiled: January 13, 2022Date of Patent: March 12, 2024Assignee: Texas Instruments IncorporatedInventors: Tom Altus, Jasbir Singh Nayyar, Karthik Ramasubramanian, Brian Paul Ginsburg
-
Patent number: 11808881Abstract: A novel and useful two-stage radar return data processing mechanism for use in FMCW radar systems that divides the conventional frame into two portions. Two different frames are transmitted rather than one. The frames are transmitted consecutively one after the other. A low resolution ‘coarse’ frame is first transmitted that is fully processed in real time. Based on the results of the processing of the coarse frame, a plurality of targets of interest (TOIs) in the scene representing a subset of the received data is determined. Then a longer high-resolution ‘fine’ frame is transmitted and processed using the information obtained in the previous coarse fame. Using the TOI information obtained in the previous coarse frame, only a subset of the received data is processed. The non-processed portion is assumed to contain non-interesting information and is discarded or ignored thereby significantly reducing processing time.Type: GrantFiled: June 29, 2019Date of Patent: November 7, 2023Inventors: Noam Arkind, Ben Rathaus, Tom Altus, Yoram Stettiner
-
Patent number: 11486916Abstract: A method of frequency estimation. A clock output from a frequency synthesizer is received at an input of a ring encoder. The ring encoder generates outputs including a ring encoder output clock and an encoded output which represents LSBs of a clock cycle count of the clock output. A binary counter is run using the ring encoder output clock which provides an output count which represents MSBs of the clock cycle count. Using a reference clock, the encoded output is sampled to provide a sampled encoded output and the output count is sampled to provide a sampled output count. Error correcting is applied to the sampled encoded output to provide a corrected sampled encoded output. The corrected sampled encoded output and sampled output count are combined to provide a combined output which is used for estimating an instantaneous or average frequency of the clock output.Type: GrantFiled: November 1, 2021Date of Patent: November 1, 2022Assignee: Texas Instmments IncorporatedInventors: Tom Altus, Karthik Subburaj, Sreekiran Samala, Raghu Ganesan
-
Publication number: 20220137182Abstract: A radar device is provided that includes a timing control component operable to generate, for each chirp of a sequence of chirps according to a set of chirp configuration parameters and a chirp profile for the chirp, chirp control signals to cause the radar device to transmit the chirp, the timing control component having chirp configuration parameter inputs, chirp profile parameter inputs, a chirp address output, and chirp control signal outputs, a chirp configuration storage component having chirp configuration parameter outputs coupled to corresponding inputs of the configuration parameter inputs of the timing control component, a chirp profile address output, and a chirp address input coupled to the chirp address output, and a chirp profile storage component having chirp profile parameter outputs coupled to the chirp profile parameter inputs of the timing control component; and a chirp profile address input coupled to the chirp profile address output.Type: ApplicationFiled: January 13, 2022Publication date: May 5, 2022Inventors: Tom Altus, Jasbir Singh Nayyar, Karthik Ramasubramanian, Brian Paul Ginsburg
-
Patent number: 11262435Abstract: A radar device is provided that includes a timing control component operable to generate, for each chirp of a sequence of chirps according to a set of chirp configuration parameters and a chirp profile for the chirp, chirp control signals to cause the radar device to transmit the chirp, the timing control component having chirp configuration parameter inputs, chirp profile parameter inputs, a chirp address output, and chirp control signal outputs, a chirp configuration storage component having chirp configuration parameter outputs coupled to corresponding inputs of the configuration parameter inputs of the timing control component, a chirp profile address output, and a chirp address input coupled to the chirp address output, and a chirp profile storage component having chirp profile parameter outputs coupled to the chirp profile parameter inputs of the timing control component; and a chirp profile address input coupled to the chirp profile address output.Type: GrantFiled: March 15, 2018Date of Patent: March 1, 2022Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Tom Altus, Jasbir Singh Nayyar, Karthik Ramasubramanian, Brian Paul Ginsburg
-
Publication number: 20220050131Abstract: A method of frequency estimation. A clock output from a frequency synthesizer is received at an input of a ring encoder. The ring encoder generates outputs including a ring encoder output clock and an encoded output which represents LSBs of a clock cycle count of the clock output. A binary counter is run using the ring encoder output clock which provides an output count which represents MSBs of the clock cycle count. Using a reference clock, the encoded output is sampled to provide a sampled encoded output and the output count is sampled to provide a sampled output count. Error correcting is applied to the sampled encoded output to provide a corrected sampled encoded output. The corrected sampled encoded output and sampled output count are combined to provide a combined output which is used for estimating an instantaneous or average frequency of the clock output.Type: ApplicationFiled: November 1, 2021Publication date: February 17, 2022Inventors: Tom Altus, Karthik Subburaj, Sreekiran Samala, Raghu Ganesan
-
Patent number: 11162986Abstract: A method of frequency estimation. A clock output from a frequency synthesizer is received at an input of a ring encoder. The ring encoder generates outputs including a ring encoder output clock and an encoded output which represents LSBs of a clock cycle count of the clock output. A binary counter is run using the ring encoder output clock which provides an output count which represents MSBs of the clock cycle count. Using a reference clock, the encoded output is sampled to provide a sampled encoded output and the output count is sampled to provide a sampled output count. Error correcting is applied to the sampled encoded output to provide a corrected sampled encoded output. The corrected sampled encoded output and sampled output count are combined to provide a combined output which is used for estimating an instantaneous or average frequency of the clock output.Type: GrantFiled: October 9, 2019Date of Patent: November 2, 2021Assignee: Texas Instruments IncorporatedInventors: Tom Altus, Karthik Subburaj, Sreekiran Samala, Raghu Ganesan
-
Publication number: 20210318413Abstract: A novel and useful two-stage radar return data processing mechanism for use in FMCW radar systems that divides the conventional frame into two portions. Two different frames are transmitted rather than one. The frames are transmitted consecutively one after the other. A low resolution ‘coarse’ frame is first transmitted that is fully processed in real time. Based on the results of the processing of the coarse frame, a plurality of targets of interest (TOIs) in the scene representing a subset of the received data is determined. Then a longer high-resolution ‘fine’ frame is transmitted and processed using the information obtained in the previous coarse fame. Using the TOI information obtained in the previous coarse frame, only a subset of the received data is processed. The non-processed portion is assumed to contain non-interesting information and is discarded or ignored thereby significantly reducing processing time.Type: ApplicationFiled: June 29, 2019Publication date: October 14, 2021Inventors: Noam ARKIND, Ben RATHAUS, Tom ALTUS, Yoram Stettiner
-
Publication number: 20200041551Abstract: A method of frequency estimation. A clock output from a frequency synthesizer is received at an input of a ring encoder. The ring encoder generates outputs including a ring encoder output clock and an encoded output which represents LSBs of a clock cycle count of the clock output. A binary counter is run using the ring encoder output clock which provides an output count which represents MSBs of the clock cycle count. Using a reference clock, the encoded output is sampled to provide a sampled encoded output and the output count is sampled to provide a sampled output count. Error correcting is applied to the sampled encoded output to provide a corrected sampled encoded output. The corrected sampled encoded output and sampled output count are combined to provide a combined output which is used for estimating an instantaneous or average frequency of the clock output.Type: ApplicationFiled: October 9, 2019Publication date: February 6, 2020Inventors: Tom Altus, Karthik Subburaj, Sreekiran Samala, Raghu Ganesan
-
Patent number: 10481187Abstract: A method of frequency estimation. A clock output from a frequency synthesizer is received at an input of a ring encoder. The ring encoder generates outputs including a ring encoder output clock and an encoded output which represents LSBs of a clock cycle count of the clock output. A binary counter is run using the ring encoder output clock which provides an output count which represents MSBs of the clock cycle count. Using a reference clock, the encoded output is sampled to provide a sampled encoded output and the output count is sampled to provide a sampled output count. Error correcting is applied to the sampled encoded output to provide a corrected sampled encoded output. The corrected sampled encoded output and sampled output count are combined to provide a combined output which is used for estimating an instantaneous or average frequency of the clock output.Type: GrantFiled: December 31, 2014Date of Patent: November 19, 2019Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Tom Altus, Karthik Subburaj, Sreekiran Samala, Raghu Ganesan
-
Publication number: 20180203096Abstract: A radar device is provided that includes a timing control component operable to generate, for each chirp of a sequence of chirps according to a set of chirp configuration parameters and a chirp profile for the chirp, chirp control signals to cause the radar device to transmit the chirp, the timing control component having chirp configuration parameter inputs, chirp profile parameter inputs, a chirp address output, and chirp control signal outputs, a chirp configuration storage component having chirp configuration parameter outputs coupled to corresponding inputs of the configuration parameter inputs of the timing control component, a chirp profile address output, and a chirp address input coupled to the chirp address output, and a chirp profile storage component having chirp profile parameter outputs coupled to the chirp profile parameter inputs of the timing control component; and a chirp profile address input coupled to the chirp profile address output.Type: ApplicationFiled: March 15, 2018Publication date: July 19, 2018Inventors: Tom Altus, Jasbir Singh Nayyar, Karthik Ramasubramanian, Brian Paul Ginsburg
-
Patent number: 9921295Abstract: A radar device is provided that includes a timing control component operable to generate, for each chirp of a sequence of chirps according to a set of chirp configuration parameters and a chirp profile for the chirp, chirp control signals to cause the radar device to transmit the chirp, the timing control component having chirp configuration parameter inputs, chirp profile parameter inputs, a chirp address output, and chirp control signal outputs, a chirp configuration storage component having chirp configuration parameter outputs coupled to corresponding inputs of the configuration parameter inputs of the timing control component, a chirp profile address output, and a chirp address input coupled to the chirp address output, and a chirp profile storage component having chirp profile parameter outputs coupled to the chirp profile parameter inputs of the timing control component; and a chirp profile address input coupled to the chirp profile address output.Type: GrantFiled: December 30, 2014Date of Patent: March 20, 2018Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Tom Altus, Jasbir Singh Nayyar, Karthik Ramasubramanian, Brian Paul Ginsburg
-
Publication number: 20160187462Abstract: A radar device is provided that includes a timing control component operable to generate, for each chirp of a sequence of chirps according to a set of chirp configuration parameters and a chirp profile for the chirp, chirp control signals to cause the radar device to transmit the chirp, the timing control component having chirp configuration parameter inputs, chirp profile parameter inputs, a chirp address output, and chirp control signal outputs, a chirp configuration storage component having chirp configuration parameter outputs coupled to corresponding inputs of the configuration parameter inputs of the timing control component, a chirp profile address output, and a chirp address input coupled to the chirp address output, and a chirp profile storage component having chirp profile parameter outputs coupled to the chirp profile parameter inputs of the timing control component; and a chirp profile address input coupled to the chirp profile address output.Type: ApplicationFiled: December 30, 2014Publication date: June 30, 2016Inventors: Tom Altus, Jasbir Singh Nayyar, Karthik Ramasubramanian, Brian Paul Ginsburg
-
Publication number: 20160187401Abstract: A method of frequency estimation. A clock output from a frequency synthesizer is received at an input of a ring encoder. The ring encoder generates outputs including a ring encoder output clock and an encoded output which represents LSBs of a clock cycle count of the clock output. A binary counter is run using the ring encoder output clock which provides an output count which represents MSBs of the clock cycle count. Using a reference clock, the encoded output is sampled to provide a sampled encoded output and the output count is sampled to provide a sampled output count. Error correcting is applied to the sampled encoded output to provide a corrected sampled encoded output. The corrected sampled encoded output and sampled output count are combined to provide a combined output which is used for estimating an instantaneous or average frequency of the clock output.Type: ApplicationFiled: December 31, 2014Publication date: June 30, 2016Inventors: TOM ALTUS, KARTHIK SUBBURAJ, SREEKIRAN SAMALA, RAGHU GANESAN
-
Patent number: 7395299Abstract: An apparatus and method for efficiently calculating an intermediate value between a first end value such that the area and time required to implement this operation is minimized is described. The apparatus and method may be used to efficiently multiply a value by a fraction. A fraction is involved in calculating an intermediate value and also for multiplying by a fraction. When the denominator of the fraction is odd, the binary representation of the blending function, which is used to calculate an intermediate value, exhibits special characteristics. The special characteristics allow the present invention to, among others, avoid the use of multipliers, which require a large number of gates to implement. The method and apparatus described exploit this and other special characteristics in order to efficiently implement in hardware the blending function and to efficiently multiply a value by a fraction.Type: GrantFiled: June 23, 2003Date of Patent: July 1, 2008Assignee: Intel CorporationInventors: Tom Altus, Jacob D. Doweck
-
Publication number: 20040088344Abstract: The present invention is directed to an apparatus and method for efficiently calculating an intermediate value between a first end value and a second end value such that the area and time required to implement this operation is minimized. The present invention is also used to efficiently multiply a value by a fraction. A fraction is involved in calculating an intermediate value and also for multiplying by a fraction. When the denominator of the fraction is odd, the binary representation of the blending function, which is used to calculate an intermediate value, exhibits special characteristics. The special characteristics allow the present invention to, among others, avoid the use of multipliers, Which require a large number of gates to implement. This invention exploits this and other special characteristics in order to efficiently implement in hardware the blending function and to efficiently multiply a value by a fraction.Type: ApplicationFiled: June 23, 2003Publication date: May 6, 2004Inventors: Tom Altus, Jacob Doweck
-
Patent number: 6584483Abstract: The present invention is directed to an apparatus and method for efficiently calculating an intermediate value between a first end value and a second end value such that the area and time required to implement this operation is minimized. The present invention is also used to efficiently multiply a value by a fraction. A fraction is involved in calculating an intermediate value and also for multiplying by a fraction. When the denominator of the fraction is odd, the binary representation of the blending function, which is used to calculate an intermediate value, exhibits special characteristics. The special characteristics allow the present invention to, among others, avoid the use of multipliers, which require a large number of gates to implement. This invention exploits this and other special characteristics in order to efficiently implement in hardware the blending function and to efficiently multiply a value by a fraction.Type: GrantFiled: December 30, 1999Date of Patent: June 24, 2003Assignee: Intel CorporationInventors: Tom Altus, Jacob D. Doweck