Patents by Inventor Tomasz Naeve
Tomasz Naeve has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11979096Abstract: A multiphase inverter apparatus includes: an insulating substrate; at least one low voltage bus and at least one high voltage bus on a first surface of the insulating substrate; a plurality of half-bridge circuits, each half-bridge circuit being electrically coupled between a respective one of the at least one low voltage bus and a respective one of the at least one high voltage bus; and a phase output lead for each half-bridge circuit. For each half bridge circuit, the phase output lead is arranged on and electrically coupled to at least one packaged low side switch and at least one packaged high side switch of the half bridge circuit such that each packaged low side switch and each packaged high side switch is arranged vertically between the phase output lead and the first surface of the insulating substrate.Type: GrantFiled: April 4, 2022Date of Patent: May 7, 2024Assignee: Infineon Technologies Austria AGInventors: Tomasz Naeve, Elvir Kahrimanovic, Petteri Palm
-
Patent number: 11973063Abstract: A semiconductor assembly includes a semiconductor package that includes first and second transistor dies embedded within a package body, the first and second transistor dies being arranged laterally side by side within the package body such that a first load terminal of the first transistor die faces an upper surface of the package body and such that a second load terminal of the second transistor die faces the upper surface of the package body, and a discrete capacitor mounted on the semiconductor package such that a first terminal of the discrete capacitor is directly over and electrically connected to the first load terminal of the first semiconductor die and such that a second terminal of the discrete capacitor is directly over and electrically connected with the second load terminal of the second semiconductor die.Type: GrantFiled: July 19, 2021Date of Patent: April 30, 2024Assignee: Infineon Technologies AGInventors: Urban Medic, Eung San Cho, Tomasz Naeve
-
Patent number: 11915999Abstract: A semiconductor device includes: a carrier including an electronic circuit; a plurality of semiconductor chip packages mounted on the carrier, each of the chip packages including an encapsulation encapsulating the semiconductor chip, a plurality of contact structures electrically connecting the semiconductor chip with the electronic circuit, and at least one cooling structure protruding from the encapsulation; and a cooling element thermally conductively connected to at least one cooling structure of each of at least two of the plurality of semiconductor chip packages.Type: GrantFiled: January 31, 2023Date of Patent: February 27, 2024Assignee: Infineon Technologies AGInventors: Tomasz Naeve, Ralf Otremba, Thorsten Scharf, Markus Dinkel, Martin Gruber, Elvir Kahrimanovic
-
Patent number: 11756859Abstract: A package which comprises a carrier, electronic components mounted on the carrier, an encapsulant at least partially encapsulating the carrier and the electronic components, a clip connected to upper main surfaces of the electronic components, and an electrically conductive bulk connector which is electrically connected with and mounted above the electronic components.Type: GrantFiled: March 30, 2021Date of Patent: September 12, 2023Assignee: Infineon Technologies AGInventor: Tomasz Naeve
-
Publication number: 20230187326Abstract: A semiconductor device includes: a carrier including an electronic circuit; a plurality of semiconductor chip packages mounted on the carrier, each of the chip packages including an encapsulation encapsulating the semiconductor chip, a plurality of contact structures electrically connecting the semiconductor chip with the electronic circuit, and at least one cooling structure protruding from the encapsulation; and a cooling element thermally conductively connected to at least one cooling structure of each of at least two of the plurality of semiconductor chip packages.Type: ApplicationFiled: January 31, 2023Publication date: June 15, 2023Inventors: Tomasz Naeve, Ralf Otremba, Thorsten Scharf, Markus Dinkel, Martin Gruber, Elvir Kahrimanovic
-
Patent number: 11646252Abstract: A semiconductor device includes a semiconductor chip, a connection element configured to mechanically and electrically couple the semiconductor device to a circuit board, wherein the connection element is electrically coupled to the semiconductor chip and arranged in a mounting plane of the semiconductor device, and the semiconductor chip is mounted on the connection element. The semiconductor device further includes an extension element mechanically coupled to the connection element and extending in a direction out of the mounting plane, wherein the extension element is configured for air cooling.Type: GrantFiled: February 2, 2021Date of Patent: May 9, 2023Assignee: Infineon Technologies AGInventor: Tomasz Naeve
-
Publication number: 20230077139Abstract: A semiconductor package includes: an electrically insulating core and an electrically conductive first via extending through a periphery region of the core, the core having glass fibres interwoven with epoxy material and one or more regions where the glass fibres are exposed from the epoxy material; a power semiconductor die embedded in an opening in the core and having a first load terminal bond pad which faces a same direction as a first side of the core, a second load terminal bond pad which faces a same direction as a second side of the core, and a control terminal bond pad; a resin that encases the power semiconductor die; a first contact pad plated on the first via at the second side of the core; and a second contact pad plated on the first load terminal bond pad of the power semiconductor die at the first side of the core.Type: ApplicationFiled: November 14, 2022Publication date: March 9, 2023Inventors: Eung San Cho, Tomasz Naeve, Petteri Palm
-
Patent number: 11600558Abstract: A chip package is provided. The chip package includes a semiconductor chip having on a front side a first connecting pad and a second connecting pad, a carrier having a pad contact area and a recess, encapsulation material encapsulating the conductor chip, a first external connection that is free from or extends out of the encapsulation material, an electrically conductive clip, and a contact structure. The semiconductor chip is arranged with its front side facing the carrier with the first connecting pad over the recess and with the second connecting pad contacting the pad contact area. The clip is arranged over a back side of the semiconductor chip covering the semiconductor chip where it extends over the recess. The electrically conductive contact structure electrically conductively connects the first connecting pad with the first external connection.Type: GrantFiled: April 10, 2020Date of Patent: March 7, 2023Assignee: Infineon Technologies AGInventors: Tomasz Naeve, Ralf Otremba, Thorsten Scharf, Markus Dinkel, Martin Gruber, Elvir Kahrimanovic
-
Publication number: 20230017391Abstract: A semiconductor assembly includes a semiconductor package that includes first and second transistor dies embedded within a package body, the first and second transistor dies being arranged laterally side by side within the package body such that a first load terminal of the first transistor die faces an upper surface of the package body and such that a second load terminal of the second transistor die faces the upper surface of the package body, and a discrete capacitor mounted on the semiconductor package such that a first terminal of the discrete capacitor is directly over and electrically connected to the first load terminal of the first semiconductor die and such that a second terminal of the discrete capacitor is directly over and electrically connected with the second load terminal of the second semiconductor die.Type: ApplicationFiled: July 19, 2021Publication date: January 19, 2023Inventors: Urban Medic, Eung San Cho, Tomasz Naeve
-
Publication number: 20220377901Abstract: An electronic device is disclosed. In one example, the electronic device comprises a carrier board, a metal inlay having a cavity and being arranged in the carrier board. At least one electronic component is arranged at least partially in the cavity and embedded in the carrier board. Electric contacts are located at a castellated edge of the carrier board.Type: ApplicationFiled: May 5, 2022Publication date: November 24, 2022Applicant: Infineon Technologies AGInventors: Tomasz NAEVE, Urban MEDIC, Milad MOSTOFIZADEH, Petteri PALM
-
Patent number: 11502012Abstract: Semiconductor packages described herein include a thermal capacitor designed to absorb transient heat pulses from a power semiconductor die and subsequently release the transient heat pulses to a surrounding environment, and/or a recessed pad feature. Corresponding methods of production are also described.Type: GrantFiled: October 28, 2020Date of Patent: November 15, 2022Assignee: Infineon Technologies AGInventors: Eung San Cho, Tomasz Naeve, Petteri Palm
-
Publication number: 20220224247Abstract: A multiphase inverter apparatus includes: an insulating substrate; at least one low voltage bus and at least one high voltage bus on a first surface of the insulating substrate; a plurality of half-bridge circuits, each half-bridge circuit being electrically coupled between a respective one of the at least one low voltage bus and a respective one of the at least one high voltage bus; and a phase output lead for each half-bridge circuit. For each half bridge circuit, the phase output lead is arranged on and electrically coupled to at least one packaged low side switch and at least one packaged high side switch of the half bridge circuit such that each packaged low side switch and each packaged high side switch is arranged vertically between the phase output lead and the first surface of the insulating substrate.Type: ApplicationFiled: April 4, 2022Publication date: July 14, 2022Inventors: Tomasz Naeve, Elvir Kahrimanovic, Petteri Palm
-
Patent number: 11303222Abstract: A multiphase inverter apparatus includes an insulating substrate, a plurality of half bridge circuits and a phase output lead for each half bridge circuit. The substrate includes a conductive redistribution structure on a first surface and having at least one low voltage bus and at least one high voltage bus. Each half-bridge circuit is electrically coupled between a low voltage bus and a high voltage bus and includes: a packaged low side switch; a packaged high side switch; and a phase output electrically coupled with the respective phase output lead. The packaged low side and high side switches are arranged on the first surface of the substrate. The phase output lead is arranged on and electrically coupled to the packaged low side and high side switches such that the low side and high side switches are arranged vertically between the phase output lead and the first surface of the substrate.Type: GrantFiled: October 1, 2020Date of Patent: April 12, 2022Assignee: Infineon Technologies Austria AGInventors: Tomasz Naeve, Elvir Kahrimanovic, Petteri Palm
-
Publication number: 20210305126Abstract: A package which comprises a carrier, electronic components mounted on the carrier, an encapsulant at least partially encapsulating the carrier and the electronic components, a clip connected to upper main surfaces of the electronic components, and an electrically conductive bulk connector which is electrically connected with and mounted above the electronic components.Type: ApplicationFiled: March 30, 2021Publication date: September 30, 2021Applicant: Infineon Technologies AGInventor: Tomasz NAEVE
-
Publication number: 20210242114Abstract: A semiconductor device includes a semiconductor chip, a connection element configured to mechanically and electrically couple the semiconductor device to a circuit board, wherein the connection element is electrically coupled to the semiconductor chip and arranged in a mounting plane of the semiconductor device, and the semiconductor chip is mounted on the connection element. The semiconductor device further includes an extension element mechanically coupled to the connection element and extending in a direction out of the mounting plane, wherein the extension element is configured for air cooling.Type: ApplicationFiled: February 2, 2021Publication date: August 5, 2021Inventor: Tomasz Naeve
-
Publication number: 20210233823Abstract: Semiconductor packages described herein include a thermal capacitor designed to absorb transient heat pulses from a power semiconductor die and subsequently release the transient heat pulses to a surrounding environment, and/or a recessed pad feature. Corresponding methods of production are also described.Type: ApplicationFiled: October 28, 2020Publication date: July 29, 2021Inventors: Eung San Cho, Tomasz Naeve, Petteri Palm
-
Publication number: 20210104957Abstract: A multiphase inverter apparatus includes an insulating substrate, a plurality of half bridge circuits and a phase output lead for each half bridge circuit. The substrate includes a conductive redistribution structure on a first surface and having at least one low voltage bus and at least one high voltage bus. Each half-bridge circuit is electrically coupled between a low voltage bus and a high voltage bus and includes: a packaged low side switch; a packaged high side switch; and a phase output electrically coupled with the respective phase output lead. The packaged low side and high side switches are arranged on the first surface of the substrate. The phase output lead is arranged on and electrically coupled to the packaged low side and high side switches such that the low side and high side switches are arranged vertically between the phase output lead and the first surface of the substrate.Type: ApplicationFiled: October 1, 2020Publication date: April 8, 2021Inventors: Tomasz Naeve, Elvir Kahrimanovic, Petteri Palm
-
Publication number: 20200328141Abstract: A chip package is provided. The chip package includes a semiconductor chip having on a front side a first connecting pad and a second connecting pad, a carrier having a pad contact area and a recess, encapsulation material encapsulating the conductor chip, a first external connection that is free from or extends out of the encapsulation material, an electrically conductive clip, and a contact structure. The semiconductor chip is arranged with its front side facing the carrier with the first connecting pad over the recess and with the second connecting pad contacting the pad contact area. The clip is arranged over a back side of the semiconductor chip covering the semiconductor chip where it extends over the recess. The electrically conductive contact structure electrically conductively connects the first connecting pad with the first external connection.Type: ApplicationFiled: April 10, 2020Publication date: October 15, 2020Inventors: Tomasz Naeve, Ralf Otremba, Thorsten Scharf, Markus Dinkel, Martin Gruber, Elvir Kahrimanovic