Patents by Inventor Toshiaki Sawada
Toshiaki Sawada has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10777106Abstract: An electronic device includes a display having a number of pixels, source driving circuitry that drives data to the pixels, and data lines that communicatively couple the source driving circuitry with the pixels. The electronic device also includes quality monitoring and calibration circuitry that identifies degradation in the source driving circuitry, one or more of the data lines, or both. The electronic device may be controlled based at least in part upon identification of the degradation.Type: GrantFiled: September 27, 2017Date of Patent: September 15, 2020Assignee: Apple Inc.Inventors: Hung Sheng Lin, Jie Won Ryu, Kingsuk Brahma, Hyunwoo Nho, Baris Cagdaser, Junhua Tan, Sun-Il Chang, Luigi Panseri, Injae Hwang, Jesse A. Richmond, Toshiaki Sawada, Hyuck-Jae Lee
-
Patent number: 10633529Abstract: To provide a resin composition having excellent mechanical strength and elongation, its melt-kneaded product and a molding product thereof. A resin composition comprising a fluororesin having a hydroxy group or a carbonyl group, an ester bond-containing resin having no fluorine atom and a transesterification catalyst, a melt-kneaded product obtained by melt-kneading the resin composition, a molding product, film or sheet obtained from the resin composition or the melt-kneaded product, a laminated product, a backsheet for a solar cell, and a method for producing a molding product using the resin composition or the melt-kneaded product.Type: GrantFiled: May 31, 2016Date of Patent: April 28, 2020Assignee: AGC Inc.Inventors: Tomoaki Nakanishi, Toshiaki Sawada, Seigo Kotera, Shinji Wada
-
Publication number: 20190096300Abstract: An electronic device includes a display having a number of pixels, source driving circuitry that drives data to the pixels, and data lines that communicatively couple the source driving circuitry with the pixels. The electronic device also includes quality monitoring and calibration circuitry that identifies degradation in the source driving circuitry, one or more of the data lines, or both. The electronic device may be controlled based at least in part upon identification of the degradation.Type: ApplicationFiled: September 27, 2017Publication date: March 28, 2019Inventors: Hung Sheng Lin, Jie Won Ryu, Kingsuk Brahma, Hyunwoo Nho, Baris Cagdaser, Junhua Tan, Sun-Il Chang, Luigi Panseri, Injae Hwang, Jesse A. Richmond, Toshiaki Sawada, Hyuck-Jae Lee
-
Patent number: 10056336Abstract: To provide a technique capable of positioning of a semiconductor chip and a mounting substrate with high precision by improving visibility of an alignment mark. In a semiconductor chip constituting an LCD driver, a mark is formed in an alignment mark formation region over a semiconductor substrate. The mark is formed in the same layer as that of an uppermost layer wiring (third layer wiring) in an integrated circuit formation region. Then, in the lower layer of the mark and a background region surrounding the mark, patterns are formed. At this time, the pattern P1a is formed in the same layer as that of a second layer wiring and the pattern P1b is formed in the same layer as that of a first layer wiring. Further, the pattern P2 is formed in the same layer as that of a gate electrode, and the pattern P3 is formed in the same layer as that of an element isolation region.Type: GrantFiled: September 20, 2017Date of Patent: August 21, 2018Assignee: Renesas Electronics CorporationInventors: Masami Koketsu, Toshiaki Sawada
-
Publication number: 20180025991Abstract: To provide a technique capable of positioning of a semiconductor chip and a mounting substrate with high precision by improving visibility of an alignment mark. In a semiconductor chip constituting an LCD driver, a mark is formed in an alignment mark formation region over a semiconductor substrate. The mark is formed in the same layer as that of an uppermost layer wiring (third layer wiring) in an integrated circuit formation region. Then, in the lower layer of the mark and a background region surrounding the mark, patterns are formed. At this time, the pattern P1a is formed in the same layer as that of a second layer wiring and the pattern P1b is formed in the same layer as that of a first layer wiring. Further, the pattern P2 is formed in the same layer as that of a gate electrode, and the pattern P3 is formed in the same layer as that of an element isolation region.Type: ApplicationFiled: September 20, 2017Publication date: January 25, 2018Inventors: Masami KOKETSU, Toshiaki SAWADA
-
Patent number: 9799609Abstract: To provide a technique capable of positioning of a semiconductor chip and a mounting substrate with high precision by improving visibility of an alignment mark. In a semiconductor chip constituting an LCD driver, a mark is formed in an alignment mark formation region over a semiconductor substrate. The mark is formed in the same layer as that of an uppermost layer wiring (third layer wiring) in an integrated circuit formation region. Then, in the lower layer of the mark and a background region surrounding the mark, patterns are formed. At this time, the pattern P1a is formed in the same layer as that of a second layer wiring and the pattern P1b is formed in the same layer as that of a first layer wiring. Further, the pattern P2 is formed in the same layer as that of a gate electrode, and the pattern P3 is formed in the same layer as that of an element isolation region.Type: GrantFiled: October 11, 2016Date of Patent: October 24, 2017Assignee: Renesas Electronics CorporationInventors: Masami Koketsu, Toshiaki Sawada
-
Publication number: 20170033052Abstract: To provide a technique capable of positioning of a semiconductor chip and a mounting substrate with high precision by improving visibility of an alignment mark. In a semiconductor chip constituting an LCD driver, a mark is formed in an alignment mark formation region over a semiconductor substrate. The mark is formed in the same layer as that of an uppermost layer wiring (third layer wiring) in an integrated circuit formation region. Then, in the lower layer of the mark and a background region surrounding the mark, patterns are formed. At this time, the pattern P1a is formed in the same layer as that of a second layer wiring and the pattern P1b is formed in the same layer as that of a first layer wiring. Further, the pattern P2 is formed in the same layer as that of a gate electrode, and the pattern P3 is formed in the same layer as that of an element isolation region.Type: ApplicationFiled: October 11, 2016Publication date: February 2, 2017Inventors: Masami KOKETSU, Toshiaki SAWADA
-
Patent number: 9536839Abstract: To provide a technique capable of positioning of a semiconductor chip and a mounting substrate with high precision by improving visibility of an alignment mark. In a semiconductor chip constituting an LCD driver, a mark is formed in an alignment mark formation region over a semiconductor substrate. The mark is formed in the same layer as that of an uppermost layer wiring (third layer wiring) in an integrated circuit formation region. Then, in the lower layer of the mark and a background region surrounding the mark, patterns are formed. At this time, the pattern P1a is formed in the same layer as that of a second layer wiring and the pattern P1b is formed in the same layer as that of a first layer wiring. Further, the pattern P2 is formed in the same layer as that of a gate electrode, and the pattern P3 is formed in the same layer as that of an element isolation region.Type: GrantFiled: November 16, 2015Date of Patent: January 3, 2017Assignee: Renesas Electronics CorporationInventors: Masami Koketsu, Toshiaki Sawada
-
Publication number: 20160272805Abstract: To provide a resin composition having excellent mechanical strength and elongation, its melt-kneaded product and a molding product thereof. A resin composition comprising a fluororesin having a hydroxy group or a carbonyl group, an ester bond-containing resin having no fluorine atom and a transesterification catalyst, a melt-kneaded product obtained by melt-kneading the resin composition, a molding product, film or sheet obtained from the resin composition or the melt-kneaded product, a laminated product, a backsheet for a solar cell, and a method for producing a molding product using the resin composition or the melt-kneaded product.Type: ApplicationFiled: May 31, 2016Publication date: September 22, 2016Applicant: ASAHI GLASS COMPANY, LIMITEDInventors: Tomoaki NAKANISHI, Toshiaki SAWADA, Seigo KOTERA, Shinji WADA
-
Publication number: 20160071804Abstract: To provide a technique capable of positioning of a semiconductor chip and a mounting substrate with high precision by improving visibility of an alignment mark. In a semiconductor chip constituting an LCD driver, a mark is formed in an alignment mark formation region over a semiconductor substrate. The mark is formed in the same layer as that of an uppermost layer wiring (third layer wiring) in an integrated circuit formation region. Then, in the lower layer of the mark and a background region surrounding the mark, patterns are formed. At this time, the pattern P1a is formed in the same layer as that of a second layer wiring and the pattern P1b is formed in the same layer as that of a first layer wiring. Further, the pattern P2 is formed in the same layer as that of a gate electrode, and the pattern P3 is formed in the same layer as that of an element isolation region.Type: ApplicationFiled: November 16, 2015Publication date: March 10, 2016Inventors: Masami KOKETSU, Toshiaki SAWADA
-
Patent number: 9281291Abstract: To provide a technique capable of positioning of a semiconductor chip and a mounting substrate with high precision by improving visibility of an alignment mark. In a semiconductor chip constituting an LCD driver, a mark is formed in an alignment mark formation region over a semiconductor substrate. The mark is formed in the same layer as that of an uppermost layer wiring (third layer wiring) in an integrated circuit formation region. Then, in the lower layer of the mark and a background region surrounding the mark, patterns are formed. At this time, the pattern P1a is formed in the same layer as that of a second layer wiring and the pattern P1b is formed in the same layer as that of a first layer wiring. Further, the pattern P2 is formed in the same layer as that of a gate electrode, and the pattern P3 is formed in the same layer as that of an element isolation region.Type: GrantFiled: January 5, 2015Date of Patent: March 8, 2016Assignee: Renesas Electronics CorporationInventors: Masami Koketsu, Toshiaki Sawada
-
Patent number: 9157175Abstract: There is provided a fly sewing machine. A fly supply unit is configured to supply flies to a transfer passage. A fly transfer unit is configured to transfer and send the fly supplied by the fly supply unit toward the downstream side thereof. A chain feed unit is configured to feed a slide fastener chain onto the flies sent by the fly transfer unit. An auxiliary conveyance unit is configured to press the flies and the slide fastener chain which are overlapped by the chain feed unit from above or below, and to send the flies and the slide fastener chain toward the downstream side thereof. A sewing machine part is configured to stitch together the flies and the slide fastener chain sent by the auxiliary conveyance unit.Type: GrantFiled: June 16, 2010Date of Patent: October 13, 2015Assignee: YKK CorporationInventors: Toshiaki Sawada, Yoshifumi Nakata
-
Publication number: 20150240066Abstract: To provide a polymer composition containing an ethylene/tetrafluoroethylene copolymer, which is excellent in elongation, a molded product thereof, a film and a backsheet for a solar cell. A polymer composition comprising an ethylene/tetrafluoroethylene copolymer, a poly(meth)acrylate and a fluoroelastomer; a molded product made of such a composition; a method for producing such a molded product; and a backsheet for a solar cell, which contains a film made of the polymer composition.Type: ApplicationFiled: May 8, 2015Publication date: August 27, 2015Applicant: ASAHI GLASS COMPANY, LIMITEDInventors: Tomoaki NAKANISHI, Seigo Kotera, Toshiaki Sawada
-
Publication number: 20150228829Abstract: To provide a blended polymer containing an ethylene/tetrafluoroethylene copolymer, which is excellent in weather resistance and has a high thermal deformation temperature, a molded product such as a film thereof, a back sheet for a solar cell provided with such a film, etc., and a method for producing such a molded product. A blended polymer which comprises an ethylene/tetrafluoroethylene copolymer and a polymethyl methacrylate, wherein the mass ratio of the ethylene/tetrafluoroethylene copolymer to the total mass of the ethylene/tetrafluoroethylene copolymer and the polymethyl methacrylate, is from 50 to 75%, and which has a microphase-separated structure wherein the continuous phase is the ethylene/tetrafluoroethylene copolymer, and the dispersed phase is the polymethyl methacrylate.Type: ApplicationFiled: April 21, 2015Publication date: August 13, 2015Applicant: Asahi Glass Company, LimitedInventors: Toshiaki SAWADA, Seigo Kotera, Tomoaki Nakanishi
-
Publication number: 20150155257Abstract: To provide a technique capable of positioning of a semiconductor chip and a mounting substrate with high precision by improving visibility of an alignment mark. In a semiconductor chip constituting an LCD driver, a mark is formed in an alignment mark formation region over a semiconductor substrate. The mark is formed in the same layer as that of an uppermost layer wiring (third layer wiring) in an integrated circuit formation region. Then, in the lower layer of the mark and a background region surrounding the mark, patterns are formed. At this time, the pattern P1a is formed in the same layer as that of a second layer wiring and the pattern P1b is formed in the same layer as that of a first layer wiring. Further, the pattern P2 is formed in the same layer as that of a gate electrode, and the pattern P3 is formed in the same layer as that of an element isolation region.Type: ApplicationFiled: January 5, 2015Publication date: June 4, 2015Inventors: Masami KOKETSU, Toshiaki SAWADA
-
Patent number: 8952555Abstract: To provide a technique capable of positioning of a semiconductor chip and a mounting substrate with high precision by improving visibility of an alignment mark. In a semiconductor chip constituting an LCD driver, a mark is formed in an alignment mark formation region over a semiconductor substrate. The mark is formed in the same layer as that of an uppermost layer wiring (third layer wiring) in an integrated circuit formation region. Then, in the lower layer of the mark and a background region surrounding the mark, patterns are formed. At this time, the pattern P1a is formed in the same layer as that of a second layer wiring and the pattern P1b is formed in the same layer as that of a first layer wiring. Further, the pattern P2 is formed in the same layer as that of a gate electrode, and the pattern P3 is formed in the same layer as that of an element isolation region.Type: GrantFiled: December 30, 2013Date of Patent: February 10, 2015Assignee: Renesas Electronics CorporationInventors: Masami Koketsu, Toshiaki Sawada
-
Publication number: 20140110789Abstract: To provide a technique capable of positioning of a semiconductor chip and a mounting substrate with high precision by improving visibility of an alignment mark. In a semiconductor chip constituting an LCD driver, a mark is formed in an alignment mark formation region over a semiconductor substrate. The mark is formed in the same layer as that of an uppermost layer wiring (third layer wiring) in an integrated circuit formation region. Then, in the lower layer of the mark and a background region surrounding the mark, patterns are formed. At this time, the pattern P1a is formed in the same layer as that of a second layer wiring and the pattern P1b is formed in the same layer as that of a first layer wiring. Further, the pattern P2 is formed in the same layer as that of a gate electrode, and the pattern P3 is formed in the same layer as that of an element isolation region.Type: ApplicationFiled: December 30, 2013Publication date: April 24, 2014Inventors: Masami KOKETSU, Toshiaki SAWADA
-
Patent number: 8633603Abstract: In a semiconductor chip constituting an LCD driver, a mark is formed in an alignment mark formation region over a semiconductor substrate. The mark is formed in the same layer as that of an uppermost layer wiring (third layer wiring) in an integrated circuit formation region. Then, in the lower layer of the mark and a background region surrounding the mark, patterns are formed. At this time, the pattern P1a is formed in the same layer as that of a second layer wiring and the pattern Pib is formed in the same layer as that of a first layer wiring. Further, the pattern P2 is formed in the same layer as that of a gate electrode, and the pattern P3 is formed in the same layer as that of an element isolation region.Type: GrantFiled: March 15, 2013Date of Patent: January 21, 2014Assignee: Renesas Electronics CorporationInventors: Masami Koketsu, Toshiaki Sawada
-
Publication number: 20130092067Abstract: There is provided a fly sewing machine. A fly supply unit is configured to supply flies to a transfer passage. A fly transfer unit is configured to transfer and send the fly supplied by the fly supply unit toward the downstream side thereof. A chain feed unit is configured to feed a slide fastener chain onto the flies sent by the fly transfer unit. An auxiliary conveyance unit is configured to press the flies and the slide fastener chain which are overlapped by the chain feed unit from above or below, and to send the flies and the slide fastener chain toward the downstream side thereof. A sewing machine part is configured to stitch together the flies and the slide fastener chain sent by the auxiliary conveyance unit.Type: ApplicationFiled: June 16, 2010Publication date: April 18, 2013Applicant: YKK CorporationInventors: Toshiaki Sawada, Yoshifumi Nakata
-
Patent number: 8421250Abstract: To provide a technique capable of positioning of a semiconductor chip and a mounting substrate with high precision by improving visibility of an alignment mark. In a semiconductor chip constituting an LCD driver, a mark is formed in an alignment mark formation region over a semiconductor substrate. The mark is formed in the same layer as that of an uppermost layer wiring (third layer wiring) in an integrated circuit formation region. Then, in the lower layer of the mark and a background region surrounding the mark, patterns are formed. At this time, the pattern P1a is formed in the same layer as that of a second layer wiring and the pattern P1b is formed in the same layer as that of a first layer wiring. Further, the pattern P2 is formed in the same layer as that of a gate electrode, and the pattern P3 is formed in the same layer as that of an element isolation region.Type: GrantFiled: June 15, 2012Date of Patent: April 16, 2013Assignee: Renesas Electronics CorporationInventors: Masami Koketsu, Toshiaki Sawada