Patents by Inventor Toshiro Hiramoto
Toshiro Hiramoto has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240097013Abstract: Provided is a semiconductor device capable of reducing switching loss at turn-off while suppressing conduction loss. An emitter p? layer 11, a collector p layer 23, a drift layer 10, an emitter electrode 18, a collector electrode 28, an emitter-side gate electrode 17, an emitter n layer 12, a collector p? layer 23a, a collector-side gate electrode 27, and a collector n layer 22 configure a semiconductor device 1, and a total length of a first facing region of the emitter-side gate electrode 17 in a gate width direction facing an emitter layer p? 11 via a gate insulating film 15 is longer than the total length in the gate width direction of a second facing region of a collector-side gate electrode 27 facing an impurity layer 23a via a collector-side gate insulating film 25.Type: ApplicationFiled: November 16, 2021Publication date: March 21, 2024Inventors: Toshiro Hiramoto, Takuya Saraya, Kiyoshi Takeuchi, Kazuo Itou, Toshihiko Takakura, Munetoshi Fukui, Shinichi Suzuki, Katsumi Satoh, Tomoko Matsudai
-
Patent number: 11765907Abstract: A ferroelectric memory device comprising a plurality of ferroelectric memory elements. Each of the plurality of ferroelectric memory elements includes a channel layer containing a metal oxide, a ferroelectric layer in contact with the channel layer in which the ferroelectric layer contains hafnium oxide, a first gate electrode facing the channel layer via the ferroelectric layer, an insulating layer facing the ferroelectric layer via the channel layer; and a second gate electrode facing the channel layer via the insulating layer.Type: GrantFiled: February 2, 2022Date of Patent: September 19, 2023Assignee: JAPAN SCIENCE AND TECHNOLOGY AGENCYInventors: Masaharu Kobayashi, Fei Mo, Toshiro Hiramoto
-
Publication number: 20230255033Abstract: A ferroelectric memory device has a three-dimensional stacked structure with multiple ferroelectric memory elements arranged in series. The ferroelectric memory device has a semiconductor member having a columnar shape including a metal oxide, a ferroelectric layer containing hafnium oxide and surrounding the semiconductor member in contact with a side surface of the semiconductor member, and a plurality of gate electrodes arranged along a longitudinal direction of the semiconductor member and facing a side surface of the semiconductor member through the ferroelectric layer. The semiconductor member is a continuous member from its outer periphery to its central axis.Type: ApplicationFiled: April 14, 2023Publication date: August 10, 2023Inventors: Masaharu Kobayashi, Fei Mo, Toshiro Hiramoto
-
Publication number: 20230014841Abstract: A three-dimensional array device with multiple layers in height direction includes a first two-dimensional array circuit located in a first layer; and a second two-dimensional array circuit located in a second layer adjacent to the first layer and overlapped in a plan view with the first two-dimensional array circuit. Each of the first two-dimensional array circuit and the second two-dimensional array circuit has a first wiring group, an input part that inputs signals to the first wiring group, a second wiring group that intersects the first wiring group and an output part that outputs signals from the second wiring group. The output part in the first two-dimensional array circuit is overlapped in a plan view on the input part in the second two-dimensional array circuit and is connected in a signal transferable manner.Type: ApplicationFiled: September 21, 2022Publication date: January 19, 2023Inventors: Masaharu KOBAYASHI, Toshiro HIRAMOTO, Jixuan WU
-
Publication number: 20220157833Abstract: A ferroelectric memory device comprising a plurality of ferroelectric memory elements. Each of the plurality of ferroelectric memory elements includes a channel layer containing a metal oxide, a ferroelectric layer in contact with the channel layer in which the ferroelectric layer contains hafnium oxide, a first gate electrode facing the channel layer via the ferroelectric layer, an insulating layer facing the ferroelectric layer via the channel layer; and a second gate electrode facing the channel layer via the insulating layer.Type: ApplicationFiled: February 2, 2022Publication date: May 19, 2022Inventors: Masaharu KOBAYASHI, Fei MO, Toshiro HIRAMOTO
-
Publication number: 20150221364Abstract: A semiconductor device includes a plurality of storage elements each having a plurality of MOS transistors forming a latch circuit, a stored data setting unit configured to write inverted data of nonvolatile data that is read when each of the plurality of storage elements functions as a nonvolatile memory cell to each of the plurality of storage elements, and a voltage application unit configured to store the nonvolatile data in each of the plurality of storage elements by applying a predetermined high voltage higher than a power source voltage applied during normal latch operation to each of the latch circuits.Type: ApplicationFiled: January 29, 2015Publication date: August 6, 2015Inventor: Toshiro HIRAMOTO
-
Patent number: 8618870Abstract: The voltage Vdd is set to be lower than in the normal operation (step S100), then voltage is applied to each of the power-supply voltage applied node Vdd, the ground voltage applied node Vss, the semiconductor substrate and the well so that relative high voltage between the gate of turn-on transistor and the semiconductor substrate or the gate of turn-on transistor and well (steps S110 and S120). This process accomplishes rising of the threshold voltage of the transistor that is turned on, the reduction of the variation in the threshold voltage between a plurality of the transistors of the memory cell including latch circuit, and the improvement of the voltage characteristic of the memory cell.Type: GrantFiled: June 11, 2010Date of Patent: December 31, 2013Assignee: Semiconductor Technology Academic Research CenterInventors: Toshiro Hiramoto, Takayasu Sakurai, Makoto Suzuki
-
Publication number: 20120182064Abstract: The voltage Vdd is set to be lower than in the normal operation (step S100), then voltage is applied to each of the power-supply voltage applied node Vdd, the ground voltage applied node Vss, the semiconductor substrate and the well so that relative high voltage between the gate of turn-on transistor and the semiconductor substrate or the gate of turn-on transistor and well (steps S110 and S120). This process accomplishes rising of the threshold voltage of the transistor that is turned on, the reduction of the variation in the threshold voltage between a plurality of the transistors of the memory cell including latch circuit, and the improvement of the voltage characteristic of the memory cell.Type: ApplicationFiled: June 11, 2010Publication date: July 19, 2012Applicant: SEMICONDUCTOR TECHNOLOGY ACADEMIC RESEARCH CENTERInventors: Toshiro Hiramoto, Takayasu Sakurai, Makoto Suzuki
-
Patent number: 6989569Abstract: A MOS transistor with a controlled threshold voltage includes a SOI which includes a substrate composed of a semi-conducting material, a single crystal layer composed of a semi-conducting material and an insulating layer interposed between the substrate and the single crystal layer. The single crystal layer is formed therein with a source region, a drain region and a surrounded region surrounded by the source region and the drain region. The surrounded region includes a depletion layer having a composition surface which is in contact with the insulating layer. The MOS transistor comprises an EIB-MOS transistor of which the substrate is adapted to be applied with a voltage of a first polarity for inducing charges of a second polarity over the composition surface of the surrounded region.Type: GrantFiled: September 3, 1999Date of Patent: January 24, 2006Assignee: The University of TokyoInventors: Toshiro Hiramoto, Makoto Takamiya
-
Patent number: 6529042Abstract: A semiconductor integrated circuit of the present invention has a CMOS circuit 1 composed of a first MOSFET and a switch 2 composed of a second MOSFET which are connected in series. Then, a circuit-driving voltage and a switch-driving voltage are applied independently to the CMOS circuit 1 and the switch 2. The switch-driving voltage is larger than the circuit-driving voltage.Type: GrantFiled: April 13, 2000Date of Patent: March 4, 2003Assignee: University of TokyoInventors: Toshiro Hiramoto, Takayasu Sakurai, Takashi Inukai
-
Patent number: 5854497Abstract: A semiconductor memory device having a plurality of memory cells each comprising two CMOS inverters cross-coupled to each other and arranged at intersections between a plurality of word lines extending in a column direction and a plurality of complementary data line pairs extending in a row direction; wherein p-channel type load MISFETs of the memory cells arranged in the column direction are formed on the main surface of an n-type well region in the direction in which the word lines extend, the source regions of the p-channel type load MISFETs of the memory cells arranged in the column direction are electrically connected to the n-type well region through conductor layers, and each of the conductor layer is formed independently of the memory cells arranged in the column direction.Type: GrantFiled: December 24, 1996Date of Patent: December 29, 1998Assignee: Hitachi, Ltd.Inventors: Toshiro Hiramoto, Nobuo Tamba, Motoki Kasai
-
Patent number: 5661329Abstract: A semiconductor integrated circuit device includes an element separating first and second grooves formed to surround active regions to be formed with a semiconductor element. In addition a third groove is formed to surround at least a portion of the first groove, when viewed from a plane view. In the semiconductor integrated circuit device, the active regions and an element separating region of a silicon layer are insulated from each other by the separating grooves extending from the main surface of the silicon layer to an underlying insulating layer, and are fed with a common fixed potential.Type: GrantFiled: December 7, 1994Date of Patent: August 26, 1997Assignee: Hitachi, Ltd.Inventors: Toshiro Hiramoto, Nobuo Tamba, Masami Usami, Takahide Ikeda, Kazuo Tanaka, Atsuo Watanabe, Satoru Isomura, Toshiyuki Kikuchi, Toru Koizumi
-
Patent number: 5594270Abstract: A semiconductor memory device having a plurality of memory cells each comprising two CMOS inverters cross-coupled to each other and arranged at intersections between a plurality of word lines extending in a column direction and a plurality of complementary data line pairs extending in a row direction; wherein p-channel type load MISFETs of the memory cells arranged in the column direction are formed on the main surface of an n-type well region in the direction in which the word lines extend, the source regions of the p-channel type load MISFETs of the memory cells arranged in the column direction are electrically connected to the n-type well region through conductor layers, and each of the conductor layer is formed independently of the memory cells arranged in the column direction.Type: GrantFiled: September 29, 1994Date of Patent: January 14, 1997Assignee: Hitachi, Ltd.Inventors: Toshiro Hiramoto, Nobuo Tamba, Motoki Kasai
-
Patent number: 5519658Abstract: Disclosed are a semiconductor integrated circuit device and methods for production thereof. An embodiment of the invention is a semiconductor chip that comprises fuses constituting part of redundancy circuits formed therein, the fuses being made of the same ingredients CCB bump substrate metal. The fuses are patterned simultaneously during the patterning of the CCB bump substrate metal. This involves forming the fuses using at least part of the ingredients of an electrode conductor pattern in the chip. The cutting regions of the fuses are made of only one of the metal layers constituting the substrate. The principal plane of the semiconductor chip has a fuse protective film formed over at least the cutting regions of the fuses for protection of the latter. In operation, a switch MOSFET under switching control of a redundancy signal is used to select one of two transmission paths, one carrying an address signal or a decode signal, the other carrying a reference voltage.Type: GrantFiled: November 1, 1994Date of Patent: May 21, 1996Assignee: Hitachi, Ltd.Inventors: Takayuki Uda, Toshiro Hiramoto, Nobuo Tamba, Hisashi Ishida, Kazuhiro Akimoto, Masanori Odaka, Tasuku Tanaka, Jun Hirokawa, Masayuki Ohayashi
-
Patent number: 5457412Abstract: A semiconductor integrated circuit device is provided for permitting operation of a CMOS or BiCMOS memory with ECL level input signals, in which operating speed is increased and power consumption is reduced.Input signals of ECL levels are received by an input buffer for amplifying the input signals to an output signal level within a range where differential transistors of the input buffer operate in an unsaturation region. The output signal of the input buffer is supplied to a CMOS circuit or Bi-CMOS circuit which is operated by both an operating voltage having a first-stage smaller absolute value than that of the operating voltage of the input buffer and the ground potential of the circuit. This first stage CMOS or BiCMOS circuit also includes an arrangement to further amplify the received signals to provide further level conversion.Type: GrantFiled: November 10, 1993Date of Patent: October 10, 1995Assignee: Hitachi, Ltd.Inventors: Nobuo Tamba, Masanori Odaka, Toshiro Hiramoto, Masayuki Ohayashi, Kayoko Saito
-
Patent number: 5360988Abstract: Disclosed are a semiconductor integrated circuit device and methods for production thereof. An embodiment of the invention is a semiconductor chip that comprises fuses constituting part of redundancy circuits formed therein, the fuses being made of the same ingredients as those of a CCB bump substrate metal. The fuses are patterned simultaneously during the patterning of the CCB bump substrate metal. This involves forming the fuses using at least part of the ingredients of an electrode conductor pattern in the chip. The cutting regions of the fuses are made of only one of the metal layers constituting the substrate. The principal plane of the semiconductor chip has a fuse protective film formed over at least the cutting regions of the fuses for protection of the latter. In operation, a switch MOSFET under switching control of a redundancy signal is used to select one of two transmission paths, one carrying an address signal or a decode signal, the other carrying a reference voltage.Type: GrantFiled: June 23, 1992Date of Patent: November 1, 1994Assignee: Hitachi, Ltd.Inventors: Takayuki Uda, Toshiro Hiramoto, Nobuo Tamba, Hisashi Ishida, Kazuhiro Akimoto, Masanori Odaka, Tasuku Tanaka, Jun Hirokawa, Masayuki Ohayashi
-
Patent number: 5255225Abstract: A semiconductor integrated circuit device including a level conversion circuit in which the simplifying of the circuit and the increasing of the speed of operation have been attained is provided.A pair of complementary output signals amplified to a required signal level by a current switch circuit including differential transistors which receive an input signal and a reference voltage are inputted into a pair of emitter follower circuits. An emitter follower output transistor is driven by an output signal from one emitter follower circuit, while an N-channel MOSFET provided between the output transistor and a current source used as a load is driven by an output signal from the other emitter follower circuit, to obtain a level-amplified output signal from an emitter of the output transistor.Type: GrantFiled: March 4, 1992Date of Patent: October 19, 1993Assignees: Hitachi, Ltd., Hitachi Device Engineering Co., Ltd.Inventors: Hiroaki Nambu, Noriyuki Homma, Kunihiko Yamaguchi, Kazuo Kanetani, Hisayuki Higuchi, Youji Idei, Kenichi Ohata, Yoshiaki Sakurai, Masanori Odaka, Goro Kitsukawa, Nobuo Tamba, Masayuki Ohayashi, Toshiro Hiramoto, Kayoko Saito
-
Patent number: RE38545Abstract: A semiconductor memory device having a plurality of memory cells each comprising two CMOS inverters cross-coupled to each other and arranged at intersections between a plurality of word lines extending in a column direction and a plurality of complementary data line pairs extending in a row direction; wherein p-channel type load MISFETs of the memory cells arranged in the column direction are formed on the main surface of an n-type well region in the direction in which the word lines extend, the source regions of the p-channel type load MISFETs of the memory cells arranged in the column direction are electrically connected to the n-type well region through conductor layers, and each of the conductor layer is formed independently of the memory cells arranged in the column direction.Type: GrantFiled: August 8, 2000Date of Patent: July 6, 2004Assignee: Renesas Technology CorporationInventors: Toshiro Hiramoto, Nobuo Tamba, Motoki Kasai