Patents by Inventor Tsung-Chieh Lin
Tsung-Chieh Lin has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240152288Abstract: A flash memory controller for controlling a flash memory module includes a communication interface for receiving a first data and a second data; and a processing circuit for dynamically controlling a data writing mode of the flash memory module according to an amount of stored data in the flash memory module. If the amount of stored data in the flash memory module is less than a first threshold when the communication interface receives the first data, the processing circuit controls the flash memory module so that the first data is written into the first data block under an one-bit-per-cell mode. If the amount of stored data in the flash memory module is greater than the first threshold when the communication interface receives the second data, the processing circuit controls the flash memory module so that the second data is written into the second data block under a two-bit-per-cell mode.Type: ApplicationFiled: January 15, 2024Publication date: May 9, 2024Applicant: Silicon Motion, Inc.Inventors: Tsung-Chieh Yang, Chun-Chieh Kuo, Ching-Hui Lin, Yang-Chih Shen
-
Publication number: 20240145398Abstract: A carrier structure is provided, in which at least one positioning area is defined on a chip-placement area of a package substrate, and at least one alignment portion is disposed on the positioning area. Therefore, the precision of manufacturing the alignment portion is improved by disposing the positioning area on the chip-placement area, such that the carrier structure can provide a better alignment mechanism for the chip placement operation.Type: ApplicationFiled: December 8, 2022Publication date: May 2, 2024Applicant: SILICONWARE PRECISION INDUSTRIES CO., LTD.Inventors: Cheng-Liang HSU, Wan-Rou CHEN, Hsin-Yin CHANG, Tsung-Li LIN, Hsiu-Jung LI, Chiu-Lien LI, Fu-Quan XU, Yi-Wen LIU, Chih-Chieh SUN
-
Publication number: 20240141922Abstract: A heat dissipation system of an electronic device including a body, a plurality of heat sources disposed in the body, and at least one centrifugal heat dissipation fan disposed in the body is provided. The centrifugal heat dissipation fan includes a housing and an impeller disposed in the housing on an axis. The housing has at least one inlet on the axis and has a plurality of outlets in different radial directions, and the plurality of outlets respectively correspond to the plurality of heat sources.Type: ApplicationFiled: January 9, 2024Publication date: May 2, 2024Applicant: Acer IncorporatedInventors: Tsung-Ting Chen, Wen-Neng Liao, Cheng-Wen Hsieh, Yu-Ming Lin, Wei-Chin Chen, Chun-Chieh Wang, Shu-Hao Kuo
-
Patent number: 11953740Abstract: A package structure including a photonic, an electronic die, an encapsulant and a waveguide is provided. The photonic die includes an optical coupler. The electronic die is electrically coupled to the photonic die. The encapsulant laterally encapsulates the photonic die and the electronic die. The waveguide is disposed over the encapsulant and includes an upper surface facing away from the encapsulant. The waveguide includes a first end portion and a second end portion, the first end portion is optically coupled to the optical coupler, and the second end portion has a groove on the upper surface.Type: GrantFiled: May 14, 2021Date of Patent: April 9, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chung-Ming Weng, Chen-Hua Yu, Chung-Shi Liu, Hao-Yi Tsai, Cheng-Chieh Hsieh, Hung-Yi Kuo, Tsung-Yuan Yu, Hua-Kuei Lin, Che-Hsiang Hsu
-
Patent number: 11946483Abstract: A fan is provided herein, including a housing, a hub, and a plurality of blades. The housing includes a top case and a bottom case. The hub is rotatably disposed between the top case and the bottom case in an axial direction. The blades extend from the hub in a radial direction, located between the top case and the bottom case. Each of the blades has a proximal end and a distal end. The proximal end is connected to the hub. The distal end is opposite from the proximal end, located at the other side of the blade, having at least one recessed portion. Each of the recessed portions form a passage for air.Type: GrantFiled: May 17, 2023Date of Patent: April 2, 2024Assignee: ACER INCORPORATEDInventors: Jau-Han Ke, Tsung-Ting Chen, Chun-Chieh Wang, Yu-Ming Lin, Cheng-Wen Hsieh, Wen-Neng Liao
-
Patent number: 11947173Abstract: A package includes a photonic layer on a substrate, the photonic layer including a silicon waveguide coupled to a grating coupler; an interconnect structure over the photonic layer; an electronic die and a first dielectric layer over the interconnect structure, where the electronic die is connected to the interconnect structure; a first substrate bonded to the electronic die and the first dielectric layer; a socket attached to a top surface of the first substrate; and a fiber holder coupled to the first substrate through the socket, where the fiber holder includes a prism that re-orients an optical path of an optical signal.Type: GrantFiled: May 5, 2023Date of Patent: April 2, 2024Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Chung-Ming Weng, Chen-Hua Yu, Chung-Shi Liu, Hao-Yi Tsai, Cheng-Chieh Hsieh, Hung-Yi Kuo, Tsung-Yuan Yu, Hua-Kuei Lin, Che-Hsiang Hsu
-
Patent number: 11914873Abstract: A flash memory controller for controlling a flash memory module includes a communication interface for receiving a first data and a second data; and a processing circuit for dynamically controlling a data writing mode of the flash memory module according to an amount of stored data in the flash memory module. If the amount of stored data in the flash memory module is less than a first threshold when the communication interface receives the first data, the processing circuit controls the flash memory module so that the first data is written into the first data block under an one-bit-per-cell mode. If the amount of stored data in the flash memory module is greater than the first threshold when the communication interface receives the second data, the processing circuit controls the flash memory module so that the second data is written into the second data block under a two-bit-per-cell mode.Type: GrantFiled: May 19, 2021Date of Patent: February 27, 2024Assignee: Silicon Motion, Inc.Inventors: Tsung-Chieh Yang, Chun-Chieh Kuo, Ching-Hui Lin, Yang-Chih Shen
-
Patent number: 11913472Abstract: A centrifugal heat dissipation fan including a housing and an impeller disposed in the housing on an axis is provided. The housing has at least one inlet on the axis and has a plurality of outlets in different radial directions. A heat dissipation system of an electronic device is also provided.Type: GrantFiled: April 6, 2021Date of Patent: February 27, 2024Assignee: Acer IncorporatedInventors: Tsung-Ting Chen, Wen-Neng Liao, Cheng-Wen Hsieh, Yu-Ming Lin, Wei-Chin Chen, Chun-Chieh Wang, Shu-Hao Kuo
-
Publication number: 20230387345Abstract: A light-emitting device is provided. The light-emitting device generates a white light and includes at least one light-emitting diode. The at least one light-emitting diode generates a light beam with a broadband blue spectrum and includes a first semiconductor layer, a second semiconductor layer and a multiple quantum well structure. The multiple quantum well structure is located between the first semiconductor layer and the second semiconductor layer, and includes well layers and barrier layers. The well layers include a first well layer, a second well layer and third well layers different in indium concentrations. The first well layer has the largest indium concentration, and the third well layers have the smallest indium concentration.Type: ApplicationFiled: August 10, 2023Publication date: November 30, 2023Inventors: BEN-JIE FAN, JING-QIONG ZHANG, YI-QUN LI, HUNG-CHIH YANG, TSUNG-CHIEH LIN, HO-CHIEN CHEN, SHUEN-TA TENG, CHENG-CHANG HSIEH
-
Patent number: 11777053Abstract: A light-emitting diode is provided. The light-emitting diode includes a P-type semiconductor layer, a N-type semiconductor layer, and a light-emitting stack located therebetween. The light-emitting stack includes a plurality of well layers and a plurality of barrier layers that are alternately stacked, the well layers includes at least one first well layer, at least one second well layer, and third well layers that have different indium concentrations. The first well layer has the largest indium concentration, and the third well layers have the smallest indium concentration. Three of well layers that are closest to the P-type semiconductor layer are the third well layers, and the first well layer is closer to the N-type semiconductor layer than the P-type semiconductor layer.Type: GrantFiled: February 1, 2022Date of Patent: October 3, 2023Assignee: KAISTAR LIGHTING(XIAMEN) CO., LTD.Inventors: Ben-Jie Fan, Jing-Qiong Zhang, Yi-Qun Li, Hung-Chih Yang, Tsung-Chieh Lin, Ho-Chien Chen, Shuen-Ta Teng, Cheng-Chang Hsieh
-
Patent number: 11587913Abstract: A light emitting diode package structure is provided. The light emitting diode package structure includes first and second chips. A value of an intensity of a peak wavelength of a first shoulder wave of the first chip divided by an intensity of a peak wavelength of a first main wave of the first chip is defined as a first intensity ratio. A value of an intensity of a peak wavelength of a second shoulder wave of the second chip divided by an intensity of a peak wavelength of a second main wave of the second chip is defined as a second intensity ratio. The first and second chips satisfy “a difference between the intensities of the peak wavelengths of the first and second main waves being less than or equal to 2.5 nanometers” and “a difference between the first and second intensity ratios being greater than 0.1”.Type: GrantFiled: February 8, 2021Date of Patent: February 21, 2023Assignee: KAISTAR LIGHTING(XIAMEN) CO., LTD.Inventors: Jing-Qiong Zhang, Tsung-Chieh Lin
-
Patent number: 11581293Abstract: A light emitting device is provided. The light emitting device includes a light emitting assembly having a first light emitting diode package structure and a second light emitting diode package structure. The light emitting assembly can generate a mixed light source having a spectral deviation index. The first light emitting diode package structure can generate a first light source having a first spectral deviation index. The second light emitting diode package structure can generate a second light source having a second spectral deviation index. When the first light source and the second light source are within a range from 460 to 500 nm, a sum of the first spectral deviation index and the second spectral deviation index is within a range from ?0.3 to 0.3, and a difference between the first spectral deviation index and the second spectral deviation index is at least greater than 0.2.Type: GrantFiled: February 8, 2021Date of Patent: February 14, 2023Assignee: KAISTAR LIGHTING(XIAMEN) CO., LTD.Inventors: Jing-Qiong Zhang, Tsung-Chieh Lin
-
Publication number: 20220158026Abstract: A light-emitting diode is provided. The light-emitting diode includes a P-type semiconductor layer, a N-type semiconductor layer, and a light-emitting stack located therebetween. The light-emitting stack includes a plurality of well layers and a plurality of barrier layers that are alternately stacked, the well layers includes at least one first well layer, at least one second well layer, and third well layers that have different indium concentrations. The first well layer has the largest indium concentration, and the third well layers have the smallest indium concentration. Three of well layers that are closest to the P-type semiconductor layer are the third well layers, and the first well layer is closer to the N-type semiconductor layer than the P-type semiconductor layer.Type: ApplicationFiled: February 1, 2022Publication date: May 19, 2022Inventors: BEN-JIE FAN, JING-QIONG ZHANG, YI-QUN LI, HUNG-CHIH YANG, TSUNG-CHIEH LIN, HO-CHIEN CHEN, SHUEN-TA TENG, CHENG-CHANG HSIEH
-
Patent number: 11315908Abstract: An LED package structure includes a substrate and a light-emitting array. The substrate has a die bond area, and the light-emitting array is disposed in the die bond area. Each first light-emitting unit of the light-emitting array includes a first light-emitting chip and a first wavelength conversion layer of the light-emitting chip, each second light-emitting unit of the light-emitting array includes a second light-emitting chip and a second wavelength conversion layer covering the second light-emitting chip. A first light beam includes a first emission light generated by exciting the first wavelength conversion layer, and the second light beam includes a second emission light generated by exciting the second wavelength conversion layer, and the difference between the first and second emission light peak wavelengths is at least 30 nm.Type: GrantFiled: June 17, 2019Date of Patent: April 26, 2022Assignee: KAISTAR LIGHTING(XIAMEN) CO., LTD.Inventors: Jing-Qiong Zhang, Tsung-Chieh Lin
-
Patent number: 11257980Abstract: A light-emitting diode is provided. The light-emitting diode includes a multiple quantum well structure to generate a light beam with a broadband blue spectrum. The light beam contains a first sub-light beam with a first wavelength and a second sub-light beam with a second wavelength. A difference between the first wavelength and the second wavelength ranges from 1 nm to 50 nm, and the light-emitting diode has a Wall-Plug-Efficiency (WPE) of greater than 0.45 under an operating current density of 120 mA/mm2.Type: GrantFiled: November 12, 2019Date of Patent: February 22, 2022Assignee: KAISTAR LIGHTING(XIAMEN) CO., LTD.Inventors: Ben-Jie Fan, Jing-Qiong Zhang, Yi-Qun Li, Hung-Chih Yang, Tsung-Chieh Lin, Ho-Chien Chen, Shuen-Ta Teng, Cheng-Chang Hsieh
-
Publication number: 20210234065Abstract: A light-emitting diode is provided. The light-emitting diode includes a multiple quantum well structure to generate a light beam with a broadband blue spectrum. The light beam contains a first sub-light beam with a first wavelength and a second sub-light beam with a second wavelength. A difference between the first wavelength and the second wavelength ranges from 1 nm to 50 nm, and the light-emitting diode has a Wall-Plug-Efficiency (WPE) of greater than 0.45 under an operating current density of 120 mA/mm2.Type: ApplicationFiled: November 12, 2019Publication date: July 29, 2021Inventors: BEN-JIE FAN, JING-QIONG ZHANG, YI-QUN LI, HUNG-CHIH YANG, TSUNG-CHIEH LIN, HO-CHIEN CHEN, SHUEN-TA TENG, CHENG-CHANG HSIEH
-
Publication number: 20210167052Abstract: A light emitting device is provided. The light emitting device includes a light emitting assembly having a first light emitting diode package structure and a second light emitting diode package structure. The light emitting assembly can generate a mixed light source having a spectral deviation index. The first light emitting diode package structure can generate a first light source having a first spectral deviation index. The second light emitting diode package structure can generate a second light source having a second spectral deviation index. When the first light source and the second light source are within a range from 460 to 500 nm, a sum of the first spectral deviation index and the second spectral deviation index is within a range from ?0.3 to 0.3, and a difference between the first spectral deviation index and the second spectral deviation index is at least greater than 0.2.Type: ApplicationFiled: February 8, 2021Publication date: June 3, 2021Inventors: JING-QIONG ZHANG, TSUNG-CHIEH LIN
-
Publication number: 20210167049Abstract: A light emitting diode package structure is provided. The light emitting diode package structure includes first and second chips. A value of an intensity of a peak wavelength of a first shoulder wave of the first chip divided by an intensity of a peak wavelength of a first main wave of the first chip is defined as a first intensity ratio. A value of an intensity of a peak wavelength of a second shoulder wave of the second chip divided by an intensity of a peak wavelength of a second main wave of the second chip is defined as a second intensity ratio. The first and second chips satisfy “a difference between the intensities of the peak wavelengths of the first and second main waves being less than or equal to 2.5 nanometers” and “a difference between the first and second intensity ratios being greater than 0.1”.Type: ApplicationFiled: February 8, 2021Publication date: June 3, 2021Inventors: JING-QIONG ZHANG, TSUNG-CHIEH LIN
-
Publication number: 20190319016Abstract: An LED package structure includes a substrate and a light-emitting array. The substrate has a die bond area, and the light-emitting array is disposed in the die bond area. Each first light-emitting unit of the light-emitting array includes a first light-emitting chip and a first wavelength conversion layer of the light-emitting chip, each second light-emitting unit of the light-emitting array includes a second light-emitting chip and a second wavelength conversion layer covering the second light-emitting chip. A first light beam includes a first emission light generated by exciting the first wavelength conversion layer, and the second light beam includes a second emission light generated by exciting the second wavelength conversion layer, and the difference between the first and second emission light peak wavelengths is at least 30 nm.Type: ApplicationFiled: June 17, 2019Publication date: October 17, 2019Inventors: JING-QIONG ZHANG, TSUNG-CHIEH LIN
-
Publication number: 20060118806Abstract: A light emitting diode (LED) package including a chip carrier, an adhesive layer, a light emitting diode (LED) chip and an anti-aging layer is provided. The adhesive is disposed on the chip carrier. The LED chip having a light emitting layer is adhered on the chip carrier by the adhesive layer, and is electrically connected with the chip carrier. The anti-aging layer is disposed between the adhesive and the chip carrier. In the LED package described above, the light emitted from the LED being illuminated on the adhesive layer is reduced or prevented by the anti-aging layer. Therefore, the aging phenomenon of the LED package is retarded, and the lifetime of the LED package is further enhanced.Type: ApplicationFiled: March 24, 2005Publication date: June 8, 2006Inventors: Shyi-Ming Pan, Tsung-Chieh Lin, Fen-Ren Chien