Patents by Inventor Ulrich Backhausen
Ulrich Backhausen has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20230281117Abstract: A method for dynamically activating a plurality of memory banks by way of a plurality of memory controllers in a chip, each of the memory banks being able to be read and written to independently of the other memory banks and each of the memory banks being able to be activatable by multiple of the plurality of memory controllers in each case. The method includes receiving information about an operating state of the chip, dynamically producing assignments of memory controllers to the memory banks based on the operating state of the chip, and activating the memory banks by way of the memory controllers in accordance with the produced assignments.Type: ApplicationFiled: March 3, 2023Publication date: September 7, 2023Inventors: Ulrich Backhausen, Julie Henzler, Thomas Rabenalt
-
Patent number: 10599350Abstract: A method is suggested for updating a memory comprising a first memory area and a second memory area, the method comprising the steps: (a) using a first image of data that is stored in the first memory area while writing a second image of data to the second memory area; (b) switching to using the second image of data that is stored in the second memory area; (c) writing an inverse image of the second image to the first memory area; and (d) using the first memory area and the second memory area as a differential memory. Also, a corresponding device is provided.Type: GrantFiled: April 17, 2018Date of Patent: March 24, 2020Assignee: Infineon Technologies AGInventors: Thomas Kern, Ulrich Backhausen
-
Patent number: 10319460Abstract: A memory system having a flexible read reference is disclosed. The system includes a memory partition, a failcount component, and a controller. The memory partition includes a plurality of memory cells. The failcount component is configured to generate failcounts in response to read operations of the memory partition. The controller is configured to calibrate a reference value for the memory partition by utilizing the failcounts.Type: GrantFiled: August 14, 2013Date of Patent: June 11, 2019Assignee: Infineon Technologies AGInventors: Thomas Kern, Jens Rosenbusch, Ulrich Backhausen, Thomas Nirschl
-
Patent number: 10311955Abstract: A method for monitoring a resistive memory having an array of cells coupled between respective bitlines and respective wordlines. The method includes determining, by a current determining circuit, a cell current and a cell current change rate of at least one of the cells; determining, by a control circuit, whether the cell current change rate is outside of a cell current change rate predefined range; performing, by the control circuit, a predetermined action if the control circuit determination is positive; and storing, in a memory, the determined cell current at predetermined times, and to store the determined cell current change rate.Type: GrantFiled: August 8, 2018Date of Patent: June 4, 2019Assignee: Infineon Technologies AGInventors: Ulrich Backhausen, Giacomo Curatolo, Jens Rosenbusch
-
Patent number: 10200065Abstract: An apparatus for correcting at least one bit error within a coded bit sequence includes an error syndrome generator and a bit error corrector. The error syndrome generator determines the error syndrome of a coded bit sequence derived by a multiplication of a check matrix with a coded bit sequence.Type: GrantFiled: August 26, 2013Date of Patent: February 5, 2019Assignee: Infineon Technologies AGInventors: Thomas Kern, Ulrich Backhausen, Michael Goessel, Thomas Rabenalt, Stephane Lacouture
-
Publication number: 20180350434Abstract: A method for monitoring a resistive memory having an array of cells coupled between respective bitlines and respective wordlines.Type: ApplicationFiled: August 8, 2018Publication date: December 6, 2018Inventors: Ulrich Backhausen, Giacomo Curatolo, Jens Rosenbusch
-
Publication number: 20180307424Abstract: A method is suggested for updating a memory comprising a first memory area and a second memory area, the method comprising the steps: (a) using a first image of data that is stored in the first memory area while writing a second image of data to the second memory area; (b) switching to using the second image of data that is stored in the second memory area; (c) writing an inverse image of the second image to the first memory area; and (d) using the first memory area and the second memory area as a differential memory. Also, a corresponding device is provided.Type: ApplicationFiled: April 17, 2018Publication date: October 25, 2018Inventors: Thomas Kern, Ulrich Backhausen
-
Patent number: 10067826Abstract: A method and a memory controller for accessing a non-volatile memory are disclosed. The method includes reading a first memory region of the non-volatile memory, ascertaining whether the first memory region contains a predetermined data pattern wherein the predetermined data pattern has no influence on resulting error correcting data determined for at least the first memory region. The method evaluating a data status for a second memory region of the non-volatile memory on the basis of a presence of the predetermined data pattern in the first memory region, wherein the data status indicates at least one of whether valid data is present within the second memory region and whether the second memory region is writable.Type: GrantFiled: June 27, 2016Date of Patent: September 4, 2018Assignee: Infineon Technologies AGInventors: Thomas Rabenalt, Ulrich Backhausen, Thomas Kern, Michael Goessel
-
Patent number: 10056145Abstract: A circuit for monitoring a resistive memory having an array of cells coupled between respective bitlines and respective wordlines. The circuit includes a current determining circuit configured to determine a cell current and a cell current change rate of at least one of the cells; and a control circuit configured to: determine whether the cell current change rate is outside of a cell current change rate predefined range; and perform a predetermined action if the control circuit determination is positive.Type: GrantFiled: March 2, 2017Date of Patent: August 21, 2018Assignee: Infineon Technologies AGInventors: Ulrich Backhausen, Giacomo Curatolo, Jens Rosenbusch
-
Publication number: 20170256315Abstract: A circuit for monitoring a resistive memory having an array of cells coupled between respective bitlines and respective wordlines. The circuit includes a current determining circuit configured to determine a cell current and a cell current change rate of at least one of the cells; and a control circuit configured to: determine whether the cell current change rate is outside of a cell current change rate predefined range; and perform a predetermined action if the control circuit determination is positive.Type: ApplicationFiled: March 2, 2017Publication date: September 7, 2017Inventors: Ulrich Backhausen, Giacomo Curatolo, Jens Rosenbusch
-
Patent number: 9569354Abstract: The disclosure relates to an electronic memory system, and more specifically, to a system to emulate an electrically erasable programmable read-only memory, and a method to emulate an electrically erasable programmable read-only memory. According to an embodiment of the disclosure, a system to emulate an electrically erasable programmable read-only memory is provided, the system including a first memory section and a second memory section, wherein the first memory section comprises a plurality of storage locations configured to store data partitioned into a plurality of data segments and wherein the second memory section is configured to store information mapping a physical address of a data segment stored in the first memory section to a logical address of the data segment.Type: GrantFiled: August 2, 2013Date of Patent: February 14, 2017Assignee: Infineon Technologies AGInventors: Ulrich Backhausen, Thomas Kern, Thomas Nirschl, Jens Rosenbusch, Xiangting Bi, Edvin Paparisto
-
Patent number: 9489994Abstract: A memory circuit including a memory cell configured to provide a charge, voltage, or current to an associated bit-line; a sense amplifier configured to sense the charge, voltage, or current on the bit-line; a word-line circuit configured to control a word-line of the memory cell; and a tracking circuit configured to track one or more conditions of the memory circuit and provide a timing control signal at an output operative to adaptively control the word-line circuit.Type: GrantFiled: February 2, 2016Date of Patent: November 8, 2016Assignee: Infineon Technologies AGInventors: Mihail Jefremow, Ulrich Backhausen, Thomas Kern
-
Publication number: 20160306696Abstract: A method and a memory controller for accessing a non-volatile memory are disclosed. The method includes reading a first memory region of the non-volatile memory, ascertaining whether the first memory region contains a predetermined data pattern wherein the predetermined data pattern has no influence on resulting error correcting data determined for at least the first memory region. The method evaluating a data status for a second memory region of the non-volatile memory on the basis of a presence of the predetermined data pattern in the first memory region, wherein the data status indicates at least one of whether valid data is present within the second memory region and whether the second memory region is writable.Type: ApplicationFiled: June 27, 2016Publication date: October 20, 2016Inventors: Thomas Rabenalt, Ulrich Backhausen, Thomas Kern, Michael Goessel
-
Patent number: 9450613Abstract: A circuitry comprising a syndrome generator configured to generate a syndrome based on a parity check matrix and a binary word comprising a first set of bits and a second set of bits is provided. For the first set of bits an error correction of correctable bit errors within the first set is provided by the parity check matrix and for the second set of bits an error detection of a detectable bit errors within the second set is provided by the parity check matrix.Type: GrantFiled: July 10, 2014Date of Patent: September 20, 2016Assignee: Infineon Technologies AGInventors: Thomas Kern, Ulrich Backhausen, Thomas Rabenalt, Michael Goessel, Klaus Oberlaender, Christian Badack
-
Patent number: 9405618Abstract: A method and a memory controller for accessing a non-volatile memory are disclosed. The method includes reading a first memory region of the non-volatile memory, ascertaining whether the first memory region contains a predetermined data pattern wherein the predetermined data pattern has no influence on resulting error correcting data determined for at least the first memory region. The method evaluating a data status for a second memory region of the non-volatile memory on the basis of a presence of the predetermined data pattern in the first memory region, wherein the data status indicates at least one of whether valid data is present within the second memory region and whether the second memory region is writable.Type: GrantFiled: May 28, 2014Date of Patent: August 2, 2016Assignee: Infineon Technologies AGInventors: Thomas Rabenalt, Ulrich Backhausen, Thomas Kern, Michael Goessel
-
Patent number: 9389999Abstract: The invention relates to an electronic memory system, and more specifically, to a system for emulating an electrically erasable programmable read only memory in a non-volatile memory device, and a method of emulating an electrically erasable programmable read only memory in a non-volatile memory device. According to an embodiment, a system for emulating an electrically erasable programmable read only memory is provided, the system including a Flash memory, wherein the Flash memory is configurable into a first region and a second region, wherein the first region is adapted to store a first class of data and the second region is adapted to store a second, different class of data.Type: GrantFiled: August 17, 2012Date of Patent: July 12, 2016Assignee: Infineon Technologies AGInventors: Thomas Kern, Jens Rosenbusch, Ulrich Backhausen, Edvin Paparisto, Thomas Nirschl
-
Publication number: 20160148662Abstract: A memory circuit including a memory cell configured to provide a charge, voltage, or current to an associated bit-line; a sense amplifier configured to sense the charge, voltage, or current on the bit-line; a word-line circuit configured to control a word-line of the memory cell; and a tracking circuit configured to track one or more conditions of the memory circuit and provide a timing control signal at an output operative to adaptively control the word-line circuit.Type: ApplicationFiled: February 2, 2016Publication date: May 26, 2016Inventors: Mihail Jefremow, Ulrich Backhausen, Thomas Kern
-
Patent number: 9343179Abstract: A system and method for performing three scans for testing an address decoder and word line drive circuits is disclosed. The first scan determines whether only one word line is selected. The second scan determines whether the word line rise time to a target voltage level is within a specified time. Finally, the third scan determines whether the correct word line was selected.Type: GrantFiled: December 18, 2013Date of Patent: May 17, 2016Assignee: Infineon Technologies AGInventors: Thomas Nirschl, Jens Rosenbusch, Ulrich Backhausen, Thomas Kern, Thomas Liebermann
-
Patent number: 9281032Abstract: A memory circuit including a memory cell configured to provide a charge, voltage, or current to an associated bit-line; a sense amplifier configured to sense the charge, voltage, or current on the bit-line; a word-line circuit configured to control a word-line of the memory cell; and a tracking circuit configured to track one or more conditions of the memory circuit and provide a timing control signal at an output operative to adaptively control the word-line circuit.Type: GrantFiled: April 10, 2014Date of Patent: March 8, 2016Assignee: Infineon Technologies AGInventors: Mihail Jefremow, Ulrich Backhausen, Thomas Kern
-
Publication number: 20150347227Abstract: A method for accessing a non-volatile memory is presented. The method comprises reading a first memory region of the non-volatile memory and ascertaining whether the first memory region contains a predetermined data pattern. The predetermined data pattern has no influence on resulting error correcting data determined for at least the first memory region. The method also comprises evaluating a data status for a second memory region of the non-volatile memory on the basis of a presence of the predetermined data pattern in the first memory region. A corresponding memory controller is also disclosed.Type: ApplicationFiled: May 28, 2014Publication date: December 3, 2015Inventors: Thomas Rabenalt, Ulrich Backhausen, Thomas Kern, Michael Goessel