Patents by Inventor Uma Durairajan
Uma Durairajan has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11961575Abstract: An integrated circuit (IC) includes first and scan latches that are enabled to load data during a first part of a clock period. A clocking circuit outputs latch clocks with one latch clock driven to an active state during a second part of the clock period dependent on a first address input. A set of storage elements have inputs coupled to the output of the first scan latch and are respectively coupled to a latch clock to load data during a time that their respective latch clock is in an active state. A selector circuit is coupled to outputs of the first set of storage elements and outputs a value from one output based on a second address input. The second scan latch then loads data from the selector's output during the first part of the input clock period.Type: GrantFiled: September 9, 2022Date of Patent: April 16, 2024Assignee: SambaNova Systems, Inc.Inventors: Thomas A. Ziaja, Uma Durairajan, Dinesh R. Amirtharaj
-
Publication number: 20230005560Abstract: An integrated circuit (IC) includes first and scan latches that are enabled to load data during a first part of a clock period. A clocking circuit outputs latch clocks with one latch clock driven to an active state during a second part of the clock period dependent on a first address input. A set of storage elements have inputs coupled to the output of the first scan latch and are respectively coupled to a latch clock to load data during a time that their respective latch clock is in an active state. A selector circuit is coupled to outputs of the first set of storage elements and outputs a value from one output based on a second address input. The second scan latch then loads data from the selector's output during the first part of the input clock period.Type: ApplicationFiled: September 9, 2022Publication date: January 5, 2023Applicant: SambaNova Systems, Inc.Inventors: Thomas A. ZIAJA, Uma DURAIRAJAN, Dinesh R. AMIRTHARAJ
-
Patent number: 11443823Abstract: Testability of memory on integrated circuits is improved by connecting storage elements like latches in memory to scan chains and configuring memory for scan dump. The use of latches and similar compact storage elements to form scannable memory can extend the testability of high-density memory circuits on complex integrated circuits operable at high clock speeds. A scannable memory architecture includes an input buffer with active low buffer latches, and an array of active high storage latches, operated in coordination to enable incorporation of the memory into scan chains for ATPG/TT and scan dump testing modes.Type: GrantFiled: September 7, 2021Date of Patent: September 13, 2022Assignee: SambaNova Systems, Inc.Inventors: Thomas A. Ziaja, Uma Durairajan, Dinesh R. Amirtharaj
-
Patent number: 11443822Abstract: Testability of memory on integrated circuits is improved by connecting storage elements like latches in memory to scan chains and configuring memory for scan dump. The use of latches and similar compact storage elements to form scannable memory can extend the testability of high-density memory circuits on complex integrated circuits operable at high clock speeds. A scannable memory architecture includes an input buffer with active low buffer latches, and an array of active high storage latches, operated in coordination to enable incorporation of the memory into scan chains for ATPG/TT and scan dump testing modes.Type: GrantFiled: September 7, 2021Date of Patent: September 13, 2022Assignee: SambaNova Systems, Inc.Inventors: Thomas A. Ziaja, Uma Durairajan, Dinesh R. Amirtharaj
-
Publication number: 20220139478Abstract: Testability of memory on integrated circuits is improved by connecting storage elements like latches in memory to scan chains and configuring memory for scan dump. The use of latches and similar compact storage elements to form scannable memory can extend the testability of high-density memory circuits on complex integrated circuits operable at high clock speeds. A scannable memory architecture includes an input buffer with active low buffer latches, and an array of active high storage latches, operated in coordination to enable incorporation of the memory into scan chains for ATPG/TT and scan dump testing modes.Type: ApplicationFiled: September 7, 2021Publication date: May 5, 2022Applicant: SambaNova Systems, Inc.Inventors: Thomas A. ZIAJA, Uma DURAIRAJAN, Dinesh R. AMIRTHARAJ
-
Publication number: 20220139477Abstract: Testability of memory on integrated circuits is improved by connecting storage elements like latches in memory to scan chains and configuring memory for scan dump. The use of latches and similar compact storage elements to form scannable memory can extend the testability of high-density memory circuits on complex integrated circuits operable at high clock speeds. A scannable memory architecture includes an input buffer with active low buffer latches, and an array of active high storage latches, operated in coordination to enable incorporation of the memory into scan chains for ATPG/TT and scan dump testing modes.Type: ApplicationFiled: September 7, 2021Publication date: May 5, 2022Applicant: SambaNova Systems, Inc.Inventors: Thomas A. ZIAJA, Uma DURAIRAJAN, Dinesh R. AMIRTHARAJ
-
Patent number: 10169264Abstract: In an example, a memory circuit in a programmable integrated circuit (IC) includes: a control port and a clock port; a configurable random access memory (RAM) having a control input and a clock input; input multiplexer logic coupled to the control input and the clock input; and a state machine coupled to the input multiplexer logic and configuration logic of the programmable IC, the state machine configured to: in response to being enabled by the configuration logic, control the input multiplexer logic to switch a connection of the control input from the control port to the state machine and, subsequently, switch a connection of the clock input from the clock port to a configuration clock source; and in response to being disabled by the configuration logic, control the input multiplexer logic to switch the connection of the clock input from the configuration clock source to the clock port and, subsequently, switch the connection of the control input from the state machine to the control port.Type: GrantFiled: June 30, 2017Date of Patent: January 1, 2019Assignee: XILINX, INC.Inventors: Michelle E. Zeng, Subodh Kumar, Uma Durairajan, Weiguang Lu, Karthy Rajasekharan, Kumar Rahul
-
Patent number: 10108376Abstract: Circuits and methods for initializing a memory. Each row of the memory includes data bits and associated parity bits. A write buffer contains bit values for initializing the memory, and a control circuit performs a first set of write operations that write values from the write buffer to the data bits of the memory without writing values to the associated parity bits. The write buffer performs a second set of write operations that write values from the write buffer to the parity bits associated with the data bits without writing data to the data bits.Type: GrantFiled: May 4, 2017Date of Patent: October 23, 2018Assignee: XILINX, INC.Inventors: Michelle E. Zeng, Subodh Kumar, Uma Durairajan, Weiguang Lu, Hsiao H. Chen
-
Patent number: 9075930Abstract: An embodiment of a memory module is disclosed. This memory module is a configurable hard macro. A portion of this memory module includes a data input multiplexer coupled to select between cascaded data and direct/bused data. Such portion further includes, a memory coupled to receive output from the data input multiplexer for storage therein, and a register input multiplexer coupled to select between read data from the memory and the cascaded data. This memory module further includes: a register coupled to receive output from the register input multiplexer, a latch/register mode multiplexer coupled to select between the read data from the memory and registered data from the register, and a data output multiplexer coupled to select between the cascaded data and output from the latch/register mode multiplexer to provide output data.Type: GrantFiled: November 9, 2012Date of Patent: July 7, 2015Assignee: XILINX, INC.Inventors: Subodh Kumar, James M. Simkins, Thomas H. Strader, Matthew H. Klein, James E. Ogden, Uma Durairajan
-
Patent number: 9018980Abstract: An apparatus relates generally to a clock generator is disclosed. The clock generator is coupled to receive an input clock signal and further coupled to provide an output clock signal. An address and control register is coupled to receive an address signal and the output clock signal. An access generator is coupled to receive the output clock signal. The clock generator includes: an input node coupled to receive the input clock signal; at least one pulse generator coupled to the input node to receive the input clock signal and further coupled to provide a clock control signal; and a control gate coupled to the input node to receive the input signal and further coupled to the at least one pulse generator to receive the clock control signal. The clock control signal is provided in a non-toggling state for a high-frequency mode and in a toggling state for a low-frequency mode.Type: GrantFiled: June 12, 2014Date of Patent: April 28, 2015Assignee: Xilinx, Inc.Inventors: Uma Durairajan, Subodh Kumar, Michelle Zeng, Hsiao H. Chen
-
Patent number: 8912829Abstract: An integrated circuit and method for using a synchronous reset pulse to reset a circuitry comprising a plurality of clock domains are disclosed. For example, the method of the present disclosure provides a reset signal that is synched to one clock, takes the synchronous signal and resets circuits in a plurality of clock domains. In order to reset a portion of the circuit which is in a particular clock domain, the reset needs to be synchronized to the clock of the particular domain.Type: GrantFiled: August 12, 2013Date of Patent: December 16, 2014Assignee: Xilinx, Inc.Inventors: James E. Ogden, James M. Simkins, Uma Durairajan, Subodh Kumar
-
Patent number: 8130587Abstract: A hardware arrangement for a memory bitcell, including a primary decoder for decoding a common memory address portion among a plurality of memory addresses, and a plurality of secondary decoders each for decoding an uncommon memory address portion of each of the plurality of memory addresses. The memory bitcell is configured to receive the decoded common memory address portion and output data from a memory entry corresponding to the decoded common memory address portion, and includes a single read port for outputting the data. The hardware arrangement includes a modified sense amplifier (SA) configured to receive the data output on the single read port, and directly receive the plurality of decoded uncommon memory address portions. The plurality of decoded uncommon memory address portions is used to determine whether to enable the modified SA. Data output from the memory bitcell is forwarded when the modified SA is enabled.Type: GrantFiled: August 30, 2010Date of Patent: March 6, 2012Assignee: Oracle International CorporationInventors: Zhen Liu, Uma Durairajan, Kenway Tam
-
Publication number: 20120051131Abstract: A hardware arrangement for a memory bitcell, including a primary decoder for decoding a common memory address portion among a plurality of memory addresses, and a plurality of secondary decoders each for decoding an uncommon memory address portion of each of the plurality of memory addresses. The memory bitcell is configured to receive the decoded common memory address portion and output data from a memory entry corresponding to the decoded common memory address portion, and includes a single read port for outputting the data. The hardware arrangement includes a modified sense amplifier (SA) configured to receive the data output on the single read port, and directly receive the plurality of decoded uncommon memory address portions. The plurality of decoded uncommon memory address portions is used to determine whether to enable the modified SA. Data output from the memory bitcell is forwarded when the modified SA is enabled.Type: ApplicationFiled: August 30, 2010Publication date: March 1, 2012Applicant: ORACLE INTERNATIONAL CORPORATIONInventors: Zhen Liu, Uma Durairajan, Kenway Tam