Patents by Inventor Vincent Zimmer
Vincent Zimmer has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240143329Abstract: Various examples relate to an apparatus, device, method, and computer program for extending instructions sup-ported by a processor. The apparatus is configured to identify at least a part of a computer program targeting an instruction unsupported by a pre-defined set of instructions of an Instruction Set Architecture (ISA) of the processor. The apparatus is configured to extend the instructions supported by the processor, based on the targeted unsupported instruction. The apparatus is configured to execute the computer program.Type: ApplicationFiled: September 23, 2022Publication date: May 2, 2024Inventors: Mingqiu SUN, Vincent ZIMMER, Rajesh POORNACHANDRAN, Gopinatth SELVARAJE
-
Patent number: 11941409Abstract: Systems, methods, and apparatuses relating to circuitry to implement a multiprocessor boot flow for a faster boot process are described. In one embodiment, a system includes a hardware processor comprising a processor core, a cache coupled to the hardware processor, storage for hardware initialization code, and a controller circuit to initialize a portion of the cache as memory for usage by the hardware initialization code before beginning execution of the hardware initialization code after a power on of the system.Type: GrantFiled: June 27, 2020Date of Patent: March 26, 2024Assignee: Intel CorporationInventors: Subrata Banik, Asad Azam, Jenny M. Pelner, Vincent Zimmer, Rajaram Regupathy
-
Patent number: 11875147Abstract: An embodiment of a semiconductor package apparatus may include technology to determine version information for a new firmware component, read dependency information corresponding to the firmware component, and determine if dependency is satisfied between the new firmware component and one or more other firmware components based on the version information and the dependency information of the new firmware component. Other embodiments are disclosed and claimed.Type: GrantFiled: August 26, 2021Date of Patent: January 16, 2024Assignee: Intel CorporationInventors: Vincent Zimmer, Jiewen Yao
-
Patent number: 11870669Abstract: An apparatus to facilitate at-scale telemetry using interactive matrix for deterministic microservices performance is disclosed. The apparatus includes one or more processors to: receive user input comprising an objective or task corresponding to scheduling a microservice for a service, wherein the objective or task may include QoS, SLO, ML feedback; identify interaction matrix components in an interaction matrix that match the objective or tasks for the microservice; identify knowledgebase components in knowledgebase that match the objective or tasks for the microservice; and determine a scheduling operation for the microservice, the scheduling operation to deploy the microservice in a configuration that is in accordance with the objective or task, wherein the configuration comprises a set of hardware devices and microservice interaction points determined based on the interaction matrix components and the knowledgebase components.Type: GrantFiled: December 20, 2021Date of Patent: January 9, 2024Assignee: INTEL CORPORATIONInventors: Rajesh Poornachandran, Vincent Zimmer, Subrata Banik, Marcos Carranza, Kshitij Arun Doshi, Francesc Guim Bernat, Karthik Kumar
-
Publication number: 20230412699Abstract: An apparatus to facilitate provenance audit trails for microservices architectures is disclosed. The apparatus includes one or more processors to obtain provenance metadata for a microservice from a local blockchain of provenance metadata maintained for the hardware resource executing a task performed by the microservice, the provenance metadata comprising identification of the microservice, operating state of at least one of a hardware resource or a software resource used to execute the microservice and the task, and an operating state of a sidecar of the microservice during the task; access one or more policies established for the microservice; analyze the provenance metadata with respect to the one or more policies to identify if there is a violation of the one or more policies; and generate one or more evaluation metrics based on whether the violation of the one or more policies is identified.Type: ApplicationFiled: August 25, 2023Publication date: December 21, 2023Applicant: Intel CorporationInventors: Rajesh Poornachandran, Vincent Zimmer, Subrata Banik, Marcos Carranza, Kshitij Arun Doshi, Francesc Guim Bernat, Karthik Kumar
-
Publication number: 20230393973Abstract: It is proposed an apparatus, the apparatus comprising interface circuitry, machine-readable instructions, and a semiconductor die comprising processing circuitry to execute the machine-readable instructions to obtain data associated with the processing circuitry, and store the data in non-volatile memory integrated into the semiconductor die.Type: ApplicationFiled: March 31, 2023Publication date: December 7, 2023Inventors: Rajesh POORNACHANDRAN, Vincent ZIMMER
-
Publication number: 20230385070Abstract: Embodiments are directed to improving boot process for early display initialization and visualization. An embodiment of a system includes a plurality of processor cores; a cache coupled to the plurality of processor cores; and a controller circuit to: initialize a portion of the cache as static memory for hardware initialization code usage before beginning execution of the hardware initialization code after a power on of the hardware processor; and cause initialization of a display device to be performed using the portion of the cache, the initialization of the display device performed independently of initialization of dynamic memory of the hardware processor.Type: ApplicationFiled: July 28, 2023Publication date: November 30, 2023Applicant: Intel CorporationInventors: Subrata Banik, Maulik V. Vaghela, Rajaram Regupathy, Vincent Zimmer, Asad Azam
-
Patent number: 11816220Abstract: Embodiments are directed to a phased boot process to dynamically initialize devices in a verified environment. An embodiment of a system includes a memory device to store platform initialization firmware to cause the processing system to: initialize, during a boot process, a portion of the one or more memory modules as system management random access memory (SMRAM) for system management mode (SMM) usage; generate an SMM component in the SMRAM, the SMM component comprising an SMM handler routine to handle dynamic intellectual property (IP) management operations corresponding to the plurality of hardware components; register the SMM handler routine with an SMM interrupt (SMI) for identification of SMM events from an operating system (OS); and generate an SMM dispatcher in the SMRAM, the SMM dispatcher to create an instance of the SMM handler routine in the SMRAM in response to receiving an SMI from the OS during runtime of the processing system.Type: GrantFiled: September 25, 2020Date of Patent: November 14, 2023Assignee: INTEL CORPORATIONInventors: Rajaram Regupathy, Subrata Banik, Vincent Zimmer, Saranya Gopal
-
Patent number: 11792280Abstract: An apparatus to facilitate provenance audit trails for microservices architectures is disclosed. The apparatus includes one or more processors to: obtain, by a microservice of a service hosted in a datacenter, provisioned credentials for the microservice based on an attestation protocol; generate, for a task performed by the microservice, provenance metadata for the task, the provenance metadata including identification of the microservice, operating state of at least one of a hardware resource or a software resource used to execute the microservice and the task, and operating state of a sidecar of the microservice during the task; encrypt the provenance metadata with the provisioned credentials for the microservice; and record the encrypted provenance metadata in a local blockchain of provenance metadata maintained for the hardware resource executing the task and the microservice.Type: GrantFiled: December 16, 2022Date of Patent: October 17, 2023Assignee: INTEL CORPORATIONInventors: Rajesh Poornachandran, Vincent Zimmer, Subrata Banik, Marcos Carranza, Kshitij Arun Doshi, Francesc Guim Bernat, Karthik Kumar
-
Patent number: 11768691Abstract: Embodiments are directed to improving boot process for early display initialization and visualization. An embodiment of a system includes a plurality of processor cores; a cache coupled to the plurality of processor cores; and a controller circuit to: initialize a portion of the cache as static memory for hardware initialization code usage before beginning execution of the hardware initialization code after a power on of the hardware processor; and cause initialization of a display device to be performed using the portion of the cache, the initialization of the display device performed independently of initialization of dynamic memory of the hardware processor.Type: GrantFiled: September 18, 2020Date of Patent: September 26, 2023Assignee: INTEL CORPORATIONInventors: Subrata Banik, Maulik V. Vaghela, Rajaram Regupathy, Vincent Zimmer, Asad Azam
-
Publication number: 20230198875Abstract: An apparatus to facilitate at-scale telemetry using interactive matrix for deterministic microservices performance is disclosed. The apparatus includes one or more processors to: receive user input comprising an objective or task corresponding to scheduling a microservice for a service, wherein the objective or task may include QoS, SLO, ML feedback; identify interaction matrix components in an interaction matrix that match the objective or tasks for the microservice; identify knowledgebase components in knowledgebase that match the objective or tasks for the microservice; and determine a scheduling operation for the microservice, the scheduling operation to deploy the microservice in a configuration that is in accordance with the objective or task, wherein the configuration comprises a set of hardware devices and microservice interaction points determined based on the interaction matrix components and the knowledgebase components.Type: ApplicationFiled: December 20, 2021Publication date: June 22, 2023Applicant: Intel CorporationInventors: Rajesh Poornachandran, Vincent Zimmer, Subrata Banik, Marcos Carranza, Kshitij Arun Doshi, Francesc Guim Bernat, Karthik Kumar
-
Publication number: 20230199077Abstract: An apparatus to facilitate provenance audit trails for microservices architectures is disclosed. The apparatus includes one or more processors to: obtain, by a microservice of a service hosted in a datacenter, provisioned credentials for the microservice based on an attestation protocol; generate, for a task performed by the microservice, provenance metadata for the task, the provenance metadata including identification of the microservice, operating state of at least one of a hardware resource or a software resource used to execute the microservice and the task, and operating state of a sidecar of the microservice during the task; encrypt the provenance metadata with the provisioned credentials for the microservice; and record the encrypted provenance metadata in a local blockchain of provenance metadata maintained for the hardware resource executing the task and the microservice.Type: ApplicationFiled: December 16, 2022Publication date: June 22, 2023Applicant: Intel CorporationInventors: Rajesh Poornachandran, Vincent Zimmer, Subrata Banik, Marcos Carranza, Kshitij Arun Doshi, Francesc Guim Bernat, Karthik Kumar
-
Publication number: 20230093493Abstract: Examples of the present disclosure relate to an apparatus, device, method, and computer program for configuring a processing device, and to a computer system comprising such an apparatus or device. The apparatus or device is configured to obtain information on a failure related to a component of the processing device, with the failure having occurred at runtime of the processing device, determine information on a microcode update to be applied to the processing device to remedy the failure related to the component, and configure the processing device to apply the microcode update.Type: ApplicationFiled: September 30, 2022Publication date: March 23, 2023Inventors: Rajesh POORNACHANDRAN, Kshitij Arun DOSHI, Vinayak HONKOTE, Vincent ZIMMER, Subrata BANIK
-
Publication number: 20230089863Abstract: A mailbox register is provided in local memory of a processor device, the processor device connected to a host processor device by an interconnect. The processor device accesses the mailbox register to determine that a ready value in the mailbox register identifies that an executable has been written to the mailbox register by the host processor device. The processor device reads the executable from the mailbox register and executes the executable to generate a result. The processor device writes an execution finished value to the mailbox register based on execution of the executable by the processor circuitry, which the host processor device can read to identify that execution of the executable is complete.Type: ApplicationFiled: November 21, 2022Publication date: March 23, 2023Applicant: Intel CorporationInventors: Shelly Kishore, Nivedita Aggarwal, Vincent Zimmer
-
Patent number: 11593123Abstract: Methods and apparatus for boot time reduction in a processor and programmable logic device environment are disclosed. An example apparatus includes a multicore processor including a first core and a second core. A bootstrap processor is to initialize the first core into a standby mode and initialize the second core into a non-standby mode. A programmable logic device is to be programmed with instructions to be executed by the programmable logic device by the second core via a first connection initialized by the second core. The bootstrap processor is to, upon completion of the programming of the programmable logic device, initialize a data connection between the programmable logic device and the second core.Type: GrantFiled: June 30, 2021Date of Patent: February 28, 2023Assignee: INTEL CORPORATIONInventors: Yah Wen Ho, Vincent Zimmer, Tung Lun Loo
-
Patent number: 11570264Abstract: An apparatus to facilitate provenance audit trails for microservices architectures is disclosed. The apparatus includes one or more processors to: obtain, by a microservice of a service hosted in a datacenter, provisioned credentials for the microservice based on an attestation protocol; generate, for a task performed by the microservice, provenance metadata for the task, the provenance metadata including identification of the microservice, operating state of at least one of a hardware resource or a software resource used to execute the microservice and the task, and operating state of a sidecar of the microservice during the task; encrypt the provenance metadata with the provisioned credentials for the microservice; and record the encrypted provenance metadata in a local blockchain of provenance metadata maintained for the hardware resource executing the task and the microservice.Type: GrantFiled: December 21, 2021Date of Patent: January 31, 2023Assignee: INTEL CORPORATIONInventors: Rajesh Poornachandran, Vincent Zimmer, Subrata Banik, Marcos Carranza, Kshitij Arun Doshi, Francesc Guim Bernat, Karthik Kumar
-
Publication number: 20230018149Abstract: Systems and methods for code generation for a plurality of architectures. At a host architecture, a JIT compile operation is performed for a received JavaScript or Web Assembly file. The JIT compiler references a host library that has been updated to include at least one new JIT instruction. Output from the JIT compile operation is compiled machine code for the host architecture that has new opcodes (OPX) added, responsive to the new JIT instruction. The JIT compiler executes the opcodes (OPX) in XuCode mode, meaning that the host architecture switches into a hardware protected private ISA (Instruction Set Architecture) called XuCode to implement the new JIT opcode instruction in XuCode.Type: ApplicationFiled: September 22, 2022Publication date: January 19, 2023Applicant: Intel CorporationInventors: Mingqiu Sun, Rajesh Poornachandran, Vincent Zimmer, Gopinatth Selvaraje
-
Publication number: 20230013235Abstract: A system management mode (SMM) runtime resiliency manager (SRM) augments computing resource protection policies provided by an SMM policy shim The SMM shim protects system resources by deprivileging system management interrupt (SMI) handlers to a lower level of privilege (e.g., ring 3 privilege) and by configuring page tables and register bitmaps (e.g., I/O, MSR, and Save State register bitmaps). SRM capabilities include protecting the SMM shim, updating the SMM shim, protecting a computing system during SMM shim update, detecting SMM attacks, and recovering attacked or faulty SMM components.Type: ApplicationFiled: March 24, 2022Publication date: January 19, 2023Applicant: Intel CorporationInventors: Jiewen Yao, Vincent Zimmer
-
Patent number: 11429496Abstract: An apparatus to facilitate data resiliency in a computer system platform is disclosed. The apparatus comprises a non-volatile memory to store data resiliency logic and one or more processors to execute the data resiliency logic to collect boot critical data from a plurality of platform components and store the data within the non-volatile memory.Type: GrantFiled: December 23, 2020Date of Patent: August 30, 2022Assignee: Intel CorporationInventors: Karunakara Kotary, Prashant Dewan, Vincent Zimmer, Rajesh Poornachandran
-
Publication number: 20220197678Abstract: Apparatus and method for secure instruction set execution, emulation, monitoring, and prevention. A processor embodiment includes registers, evaluator, and execution unit. The registers are to store rules which specify actions to be taken with respect to one or more instructions. The evaluator is to detect a request to execute a first instruction and to evaluate the first instruction based on the rules stored in the one or more registers. The evaluator is further to block execution of the first instruction when a first rule corresponding to the first instruction specifies that execution of the first instruction is prohibited, and to allow execution of the first instruction when there is no rule in the one or more registers specifying that the execution of the first instruction is prohibited. The execution unit is to execute the first instruction when the evaluator allows execution of the first instruction.Type: ApplicationFiled: December 22, 2020Publication date: June 23, 2022Applicant: INTEL CORPORATIONInventors: Rajesh Poornachandran, Vincent Zimmer, Prashant Dewan