Patents by Inventor Walter Di Francesco
Walter Di Francesco has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11977748Abstract: A memory device includes memory dice, each memory die including: a memory array; a memory to store a data structure; and control logic that includes: multiple processing threads to execute memory access operations on the memory array concurrently; a priority ring counter, the data structure to store an association between a value of the priority ring counter and a subset of the multiple processing threads; a threads manager to increment the value of the priority ring counter before a power management cycle and to identify one or more prioritized processing threads corresponding to the subset of the multiple processing threads; and a peak power manager coupled with the threads manager and to prioritize allocation of power to the one or more prioritized processing threads during the power management cycle.Type: GrantFiled: February 9, 2022Date of Patent: May 7, 2024Assignee: Micron Technology, Inc.Inventors: Luca Nubile, Walter Di Francesco, Fumin Gu, Ali Mohammadzadeh, Biagio Iorio, Liang Yu
-
Publication number: 20240143501Abstract: A memory device includes a plurality of memory dies. Each memory die of the plurality of memory dies includes a memory die and control logic, operatively coupled with the memory die, to perform operations including receiving, during a current auxiliary data communication cycle, a token to enable auxiliary data communication, in response to receiving the token, determining whether to communicate auxiliary data via an auxiliary data channel to at least one other memory die of a plurality of memory dies, and in response to determining to communicate the auxiliary data via the auxiliary data channel to the at least one other memory die, causing the auxiliary data to be communicated to the at least one other memory die.Type: ApplicationFiled: October 26, 2023Publication date: May 2, 2024Inventors: Luca Nubile, Luigi Pilolli, Liang Yu, Ali Mohammadzadeh, Walter Di Francesco, Biagio Iorio
-
Publication number: 20240071510Abstract: Exemplary methods, apparatuses, and systems including a programming manager for controlling writing data bits to a memory device. The programming manager receives a first set of data bits for programming to memory. The programming manager writes a first subset of data bits to a first wordline during a first pass of programming. The programming manager writes a second subset of data bits of the first set of data bits to a buffer. The programming manager receives a second set of data bits for programming. The programming manager writes the second subset of data bits of the first set of data bits to the first wordline during a second pass of programming to increase a bit density of memory cells in the first wordline in response to receiving the second set of data bits.Type: ApplicationFiled: August 30, 2022Publication date: February 29, 2024Inventors: Kishore Kumar Muchherla, Huai-Yuan Tseng, Giovanni Maria Paolucci, Dave Scott Ebsen, James Fitzpatrick, Akira Goda, Jeffrey S. McNeil, Umberto Siciliani, Daniel J. Hubbard, Walter Di Francesco, Michele Incarnati
-
Publication number: 20240061592Abstract: A method includes receiving a request to perform a memory access operation, wherein the memory access operation includes a set of sub-operations, selecting a current quantization data structure from a plurality of current quantization data structures, wherein each current quantization data structure of the plurality of current quantization data structures maintains, for each sub-operation of the set of sub-operations, a respective current quantization value reflecting an amount of current that is consumed by the respective sub-operation based on a set of peak power management (PPM) operation parameters, and causing the memory access operation to be performed using PPM based on the current quantization data structure.Type: ApplicationFiled: August 8, 2023Publication date: February 22, 2024Inventors: Chulbum Kim, Jonathan S. Parry, Luca Nubile, Ali Mohammadzadeh, Biagio Iorio, Liang Yu, Jeremy Binfet, Walter Di Francesco, Daniel J. Hubbard, Luigi Pilolli
-
Patent number: 11908523Abstract: Control logic in a memory device initiates an express programming operation to program the set of memory cells to a target programming level of a set of programming levels. A set of data associated with the express programming operation is stored in a cache register. At a first time during the execution of the express programming operation, a prediction operation is executed to determine a prediction result corresponding to a programming status of the set of memory cells. The prediction result is compared to a threshold level to determine whether a condition is satisfied. The release of the set of data from the cache register is caused in response to satisfying the condition.Type: GrantFiled: February 18, 2022Date of Patent: February 20, 2024Assignee: Micron Technology, Inc.Inventors: Walter Di Francesco, Violante Moschiano, Umberto Siciliani
-
Patent number: 11842078Abstract: A memory device includes a memory array configured with a plurality of memory planes, and control logic, operatively coupled with the memory array. The control logic performs a plurality of asynchronous memory access operations on the plurality of memory planes, detects an occurrence of an asynchronous interrupt event, and initiates a termination procedure for each of the plurality of asynchronous memory access operations to permit each of the plurality of asynchronous memory access operations to end at different times. In response to a first memory access operation of the plurality of asynchronous memory access operations ending, the control logic asserts a command result signal, wherein the command result signal is de-asserted automatically in response to receipt of a subsequent memory access command directed to any of the plurality of memory planes, and asserts a persistent event register signal, wherein the command result signal is de-asserted in response to receipt of a clear event register command.Type: GrantFiled: January 31, 2022Date of Patent: December 12, 2023Assignee: Micron Technology, Inc.Inventors: Andrea Giovanni Xotta, Guido Luciano Rizzo, Umberto Siciliani, Tommaso Vali, Luca De Santis, Walter Di Francesco
-
Patent number: 11842774Abstract: Memory might include a controller configured to determine, for each sense circuit of a plurality of sense circuits, a respective plurality of first logic levels for that sense circuit while capacitively coupling a respective plurality of voltage levels to its respective sense node, to determine a particular voltage level in response to each respective plurality of first logic levels for the plurality of sense circuits and their respective plurality of voltage levels, and to determine, for each sense circuit of the plurality of sense circuits, a respective second logic level for that sense circuit while capacitively coupling the particular voltage level to its respective sense node.Type: GrantFiled: January 25, 2022Date of Patent: December 12, 2023Assignee: Micron Technology, Inc.Inventors: Gianfranco Valeri, Violante Moschiano, Walter Di-Francesco
-
Publication number: 20230393994Abstract: In some implementations, a memory device may resolve a set of latches of a NAND page buffer to a set of initialized values. The memory device may obtain a NAND page buffer initialized data set from the set of initialized values of the set of latches. The memory device may generate a security key using the NAND page buffer initialized data set.Type: ApplicationFiled: July 22, 2022Publication date: December 7, 2023Inventors: Jeremy BINFET, Lance Walker DOVER, Tommaso VALI, Walter DI FRANCESCO
-
Publication number: 20230393739Abstract: In some implementations, a memory device may receive a command to read data in a first format from non-volatile memory, the data being stored in a second format in the non-volatile memory, the second format comprising a plurality of copies of the data in the first format. The memory device may compare, using an error correction circuit, the plurality of copies of the data to determine a dominant bit state for bits of the data. The memory device may store the dominant bit state for bits of the data in the non-volatile memory as error-corrected data in the first format. The memory device may cause the error-corrected data to be read from the non-volatile memory in the first format as a response to the command to read the data in the first format.Type: ApplicationFiled: October 24, 2022Publication date: December 7, 2023Inventors: Jeremy BINFET, Tommaso VALI, Walter DI FRANCESCO, Luigi PILOLLI, Angelo COVELLO, Andrea D'ALESSANDRO, Agostino MACEROLA, Cristina LATTARO, Claudia CIASCHI
-
Publication number: 20230384951Abstract: A memory device may be configured to receive a command to access a block of memory that is one of multiple blocks of memory included in the memory device. The memory device may be configured to receive a cryptographic signature associated with the command. The memory device may be configured to enable or disable access to the block of memory based on the command and based on the cryptographic signature. The memory device may be capable of separately restricting access to each individual block of the multiple blocks.Type: ApplicationFiled: May 26, 2022Publication date: November 30, 2023Inventors: Jeremy BINFET, Lance Walker DOVER, Robert William STRONG, Walter DI FRANCESCO, Tommaso VALI, Jeffrey Scott MCNEIL, JR.
-
Publication number: 20230377626Abstract: One example of a memory device includes an array of flash memory cells, an array of Dynamic Random Access Memory (DRAM) memory cells, and a controller. The controller is configured to execute first instructions stored in the array of DRAM memory cells to access the array of flash memory cells.Type: ApplicationFiled: May 18, 2022Publication date: November 23, 2023Applicant: MICRON TECHNOLOGY, INC.Inventors: Yankang He, Walter Di Francesco, Luca Nubile, Chang Siau
-
Publication number: 20230335199Abstract: A memory device may be configured to perform an erase verify read operation to read from a plurality of access lines of a block of memory. The memory device may be configured to determine, based on performing the erase verify read operation, a quantity of access lines for which a corresponding page has been programmed, wherein each access line provides access to one or more pages of memory. The memory device may be configured to identify a most recently programmed page of the block of memory based on the determined quantity of access lines.Type: ApplicationFiled: April 19, 2022Publication date: October 19, 2023Inventors: Jeremy BINFET, Walter DI FRANCESCO, Tommaso VALI, Jeffrey Scott MCNEIL, JR.
-
Publication number: 20230335200Abstract: A memory device includes a memory array and control logic, operatively coupled to the memory array, to perform operations including causing a read operation to be initiated with respect to a set of target cells, determining whether the read operation has failed, in response to determining that the read operation has failed, obtaining, for each group of adjacent cells, respective cell state information, assigning, based on the cell state information, each target cell of the set of target cells to a respective state information bin of a set of state information bins, determining whether to initiate auto-calibrated corrective read, in response to determining to initiate auto-calibrated corrective read, performing read level offset calibration to determine a set of calibrated read level offsets, and causing the set of target cells to be read using the set of calibrated read level offsets.Type: ApplicationFiled: April 4, 2023Publication date: October 19, 2023Inventors: Chengbin Sun, Carmine Miccoli, Violante Moschiano, Srinath Venkatesan, Walter Di Francesco
-
Patent number: 11775185Abstract: A memory device includes a plurality of memory dies, each memory die of the plurality of memory dies comprising a memory array and control logic. The control logic comprises a plurality of processing threads to execute memory access operations on the memory array concurrently, a thread selection component to identify one or more processing threads of the plurality of processing threads for a power management cycle of the associated memory die and a power management component to determine an amount of power associated with the one or more processing threads and request the amount of power during the power management cycle.Type: GrantFiled: September 17, 2020Date of Patent: October 3, 2023Assignee: Micron Technology, Inc.Inventors: Luca Nubile, Ali Mohammadzadeh, Biagio Iorio, Walter Di Francesco, Yuanhang Cao, Luca De Santis, Fumin Gu
-
Publication number: 20230305616Abstract: A memory device includes memory dies, a first memory die of the memory dies including a memory array and control logic, operatively coupled with the memory array, to perform peak power management (PPM) operations including receiving a token from another memory die, in response to receiving the token, determining whether to reserve a data window during a token circulation time period having a first size determined based on a common clock signal shared among the memory dies and, in response to determining to reserve the data window, causing the data window to be reserved. The data window has a second size different from the first size determined based on the common clock signal. The operations further include causing a data frame to be generated within the data window. The data frame has a third size determined from the second size and includes current consumption information for the memory device.Type: ApplicationFiled: March 20, 2023Publication date: September 28, 2023Inventors: Luca Nubile, Walter Di Francesco, Luigi Pilolli
-
Publication number: 20230298680Abstract: Memories might include a controller configured to cause the memory to prepare a first plurality of memory cells of a block of memory cells for programming from an initialization state of the block of memory cells, program the first data to the first plurality of memory cells, and, in response to receiving a write command associated with a second address corresponding to the block of memory cells and with second data before successfully verifying programming of the first data to the first plurality of memory cells, prepare a second plurality of memory cells of the block of memory cells corresponding to the second address for programming without returning the block of memory cells to the initialization state after programming the first data to the first plurality of memory cells.Type: ApplicationFiled: February 16, 2023Publication date: September 21, 2023Applicant: MICRON TECHNOLOGY, INC.Inventors: Umberto Siciliani, Violante Moschiano, Walter Di Francesco, Dheeraj Srinivasan
-
Publication number: 20230266890Abstract: Various embodiments of the present disclosure relate to monitoring the integrity of power signals within memory systems. A method can include receiving a power signal at a memory component, and monitoring, via a power signal monitoring component of the memory component, an integrity characteristic of the power signal. Responsive to the integrity characteristic meeting a particular criteria, the method can include providing a status indication to a control component external to the memory component.Type: ApplicationFiled: February 22, 2022Publication date: August 24, 2023Inventors: Sriteja Yamparala, Fulvio Rori, Marco Domenico Tiburzi, Walter Di Francesco, Chiara Cerafogli, Tawalin Opastrakoon
-
Publication number: 20230197169Abstract: A memory device includes an array of memory cells arranged in sub-blocks. Memory cells of a sub-block are coupled to a pillar of the array and are associated with multiple wordlines. To perform a read operation, control logic coupled with the array performs operations including: tracking a length of time that a selected wordline takes to reach a pass voltage before being able to read data from a memory cell associated with the selected wordline; in response to the length of time satisfying a first threshold criterion, causing a first delay time to pass before reading the data; and in response to the length of time satisfying a second threshold criterion that is longer than the first threshold criterion, causing a second delay time to pass before reading the data, the second delay time being longer than the first delay time.Type: ApplicationFiled: December 16, 2022Publication date: June 22, 2023Inventors: Violante Moschiano, Shyam Sunder Raghunathan, Walter Di Francesco
-
Publication number: 20230134281Abstract: A memory device includes an array of memory cells configured as single-level cell memory and control logic operatively coupled to the array of memory cells. The control logic performs operations including: causing hardware initialization of a set of sub-blocks that are to be programmed within the array of memory cells; causing a first sub-block of the set of sub-blocks to be preconditioned for a program operation; causing multiple pages of data to be programmed to respective ones of the set of sub-blocks; and selectively causing a program verify to be performed on memory cells of the set of sub-blocks after programming the multiple pages of data.Type: ApplicationFiled: October 28, 2022Publication date: May 4, 2023Inventors: Leo Raimondo, Federica Paolini, Umberto Siciliani, Violante Moschiano, Gianfranco Valeri, Davide Esposito, Walter Di Francesco
-
Patent number: 11636908Abstract: A memory device to calibrate voltages used to read a group of memory cells. For example, the memory device measures first signal and noise characteristics of a group of memory cells by reading the group of memory cells at first test voltages that are separated from each other by a first voltage interval. An estimate of a read level of the group of memory cells is determined based on the first signal and noise characteristics. The memory device then measures second signal and noise characteristics of the group of memory cells by reading the group of memory cells at second test voltages that are separated from each other by a second voltage interval that is smaller than the first voltage interval. An optimized read voltage for the read level is computed from the second signal and noise characteristics.Type: GrantFiled: September 24, 2021Date of Patent: April 25, 2023Assignee: Micron Technology, Inc.Inventors: Violante Moschiano, Walter Di Francesco, Kishore Kumar Muchherla, Vamsi Pavan Rayaprolu, Jeffrey Scott McNeil, Jr.