Patents by Inventor Wei-Lien SUNG
Wei-Lien SUNG has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10147498Abstract: A shift register device including a plurality of shift registers is provided. The shift registers are coupled to each other in series, where an Nth stage shift register includes a voltage setting circuit, at least two control signal generators, at least two backup control signal generators and an output stage circuit. The at least two control signal generators are coupled to a first control terminal and a second control terminal, and the at least two backup control signal generators respectively receive at least two backup bias voltages, and respectively generate the first control voltage and the second control voltage according to the at least two backup bias voltages.Type: GrantFiled: March 23, 2018Date of Patent: December 4, 2018Assignee: Chunghwa Picture Tubes, LTD.Inventors: Yu-Sheng Lin, Wei-Lien Sung
-
Patent number: 10008171Abstract: A gate driving circuit is provided. The gate driving circuit includes multistage driving modules, where an Nth stage driving module includes a setting circuit, a first driving circuit, an isolating switch circuit, a second driving circuit and an anti-noise circuit. The setting circuit generates a first precharge signal according to a gate driving signal of an (N?2)th scan line or a start signal. The isolating switch circuit coupled between the first driving circuit and the second driving circuit provides a second precharge signal, so as to effectively avoid a flickering problem of a display image caused by a surge of the gate driving signal due to a coupling effect of a parasitic capacitance of the transistor and a bootstrap capacitor, and meanwhile the bootstrap capacitor is not used, so as to effectively reduce a bezel area.Type: GrantFiled: October 27, 2016Date of Patent: June 26, 2018Assignees: Chunghwa Picture Tubes, Ltd., National Chiao Tung UniversityInventors: Wei-Lien Sung, Han-Lung Liu, Wen-Chuan Wang, Chi-Liang Kuo, Yuan-Hao Chang, Wen-Che Wang, Po-Tsun Liu, Guang-Ting Zheng, Yu-Fan Tu
-
Patent number: 9966032Abstract: A driving circuit in this disclosure includes plural stages of shift register circuits. Every stage in the shift register circuits includes an enabling control circuit, a first output circuit, a second output circuit and a disabling control circuit. The enabling circuit is configured to control the voltage of the first operation node according to enabling signal. The first output unit is configured to generate the first driving signal according to the voltage of the first operation node and the first clock signal. The second output unit is configured to generate the second driving signal according to the voltage of the first operation node and the second clock signal. The disabling control unit is used to pull low the voltage of the first operation node and output terminal of the first and second output unit to the reference voltage according to the first, third, and fourth clock signals.Type: GrantFiled: April 1, 2016Date of Patent: May 8, 2018Assignee: CHUNGHWA PICTURE TUBES, LTD.Inventors: Han-Lung Liu, Wei-Lien Sung, Wen-Chuan Wang, Shao-Lun Chang, Shih-Chieh Lin
-
Publication number: 20180061350Abstract: A gate driving circuit is provided. The gate driving circuit includes multistage driving modules, where an Nth stage driving module includes a setting circuit, a first driving circuit, an isolating switch circuit, a second driving circuit and an anti-noise circuit. The setting circuit generates a first precharge signal according to a gate driving signal of an (N?2)th scan line or a start signal. The isolating switch circuit coupled between the first driving circuit and the second driving circuit provides a second precharge signal, so as to effectively avoid a flickering problem of a display image caused by a surge of the gate driving signal due to a coupling effect of a parasitic capacitance of the transistor and a bootstrap capacitor, and meanwhile the bootstrap capacitor is not used, so as to effectively reduce a bezel area.Type: ApplicationFiled: October 27, 2016Publication date: March 1, 2018Applicants: Chunghwa Picture Tubes, LTD., National Chiao Tung UniversityInventors: Wei-Lien Sung, Han-Lung Liu, Wen-Chuan Wang, Chi-Liang Kuo, Yuan-Hao Chang, Wen-Che Wang, Po-Tsun Liu, Guang-Ting Zheng, Yu-Fan Tu
-
Publication number: 20170309238Abstract: A display panel includes a substrate, and a pixel array and a gate driving circuit. The gate driving circuit provides gate driving signals to the pixel array, and includes shift registers, wherein each shift register includes a voltage providing unit, a first driving transistor, a voltage transmitting unit and a second driving transistor. The voltage providing unit receives a setting signal and a system high voltage to provide a first terminal voltage. The first driving transistor receives a first clock signal and the first terminal voltage to provide a first gate driving signal. The voltage transmitting unit receives the first gate driving signal to provide a second terminal voltage. The second driving transistor receives a second clock signal and the second terminal voltage to provide a second gate driving signal. Therefore, the influence caused by large difference of driving capabilities of the first and the second driving transistor is avoided.Type: ApplicationFiled: May 9, 2016Publication date: October 26, 2017Inventors: Wei-Lien Sung, Han-Lung Liu, Wen-Chuan Wang, Shao-Lun Chang, Shih-Chieh Lin, Po-Tsun Liu, Guang-Ting Zheng, Shao-Huan Hung
-
Patent number: 9792869Abstract: A display panel includes a substrate, and a pixel array and a gate driving circuit. The gate driving circuit provides gate driving signals to the pixel array, and includes shift registers, wherein each shift register includes a voltage providing unit, a first driving transistor, a voltage transmitting unit and a second driving transistor. The voltage providing unit receives a setting signal and a system high voltage to provide a first terminal voltage. The first driving transistor receives a first clock signal and the first terminal voltage to provide a first gate driving signal. The voltage transmitting unit receives the first gate driving signal to provide a second terminal voltage. The second driving transistor receives a second clock signal and the second terminal voltage to provide a second gate driving signal. Therefore, the influence caused by large difference of driving capabilities of the first and the second driving transistor is avoided.Type: GrantFiled: May 9, 2016Date of Patent: October 17, 2017Assignees: Chunghwa Picture Tubes, LTD., National Chiao Tung UniversityInventors: Wei-Lien Sung, Han-Lung Liu, Wen-Chuan Wang, Shao-Lun Chang, Shih-Chieh Lin, Po-Tsun Liu, Guang-Ting Zheng, Shao-Huan Hung
-
Publication number: 20170193957Abstract: A driving circuit in this disclosure includes plural stages of shift register circuits. Every stage in the shift register circuits includes an enabling control circuit, a first output circuit, a second output circuit and a disabling control circuit. The enabling circuit is configured to control the voltage of the first operation node according to enabling signal. The first output unit is configured to generate the first driving signal according to the voltage of the first operation node and the first clock signal. The second output unit is configured to generate the second driving signal according to the voltage of the first operation node and the second clock signal. The disabling control unit is used to pull low the voltage of the first operation node and output terminal of the first and second output unit to the reference voltage according to the first, third, and fourth clock signals.Type: ApplicationFiled: April 1, 2016Publication date: July 6, 2017Inventors: Han-Lung LIU, Wei-Lien SUNG, Wen-Chuan WANG, Shao-Lun CHANG, Shih-Chieh LIN
-
Patent number: 9064754Abstract: A capacitor structure of gate driver in panel (GIP) includes a first metal layer, a first dielectric layer, a second metal layer, a second dielectric layer, a first and second transparent capacitor electrode layers. The first dielectric layer covers the first metal layer. The second metal layer is disposed on the first dielectric layer and coupled to the first metal layer. The second dielectric layer covers the second metal layer. The first transparent capacitor electrode layer is disposed on the first dielectric layer and connected to the second metal layer. The second transparent capacitor electrode layer is disposed on the second dielectric layer and coupled to the first metal layer, in which the second and first transparent capacitor electrode layers are arranged to be stacked in a thickness direction and mutually opposed across the second dielectric layer therebetween.Type: GrantFiled: December 18, 2014Date of Patent: June 23, 2015Assignee: CHUNGHWA PICTURE TUBES, LTD.Inventors: Shih-Chieh Lin, Wen-Chuan Wang, Wei-Lien Sung, Bo-Han Chu
-
Publication number: 20150102352Abstract: A capacitor structure of gate driver in panel (GIP) includes a first metal layer, a first dielectric layer, a second metal layer, a second dielectric layer, a first and second transparent capacitor electrode layers. The first dielectric layer covers the first metal layer. The second metal layer is disposed on the first dielectric layer and coupled to the first metal layer. The second dielectric layer covers the second metal layer. The first transparent capacitor electrode layer is disposed on the first dielectric layer and connected to the second metal layer. The second transparent capacitor electrode layer is disposed on the second dielectric layer and coupled to the first metal layer, in which the second and first transparent capacitor electrode layers are arranged to be stacked in a thickness direction and mutually opposed across the second dielectric layer therebetween.Type: ApplicationFiled: December 18, 2014Publication date: April 16, 2015Inventors: Shih-Chieh LIN, Wen-Chuan WANG, Wei-Lien SUNG, Bo-Han CHU
-
Patent number: 8946716Abstract: A capacitor structure of gate driver in panel (GIP) includes a first metal layer, a first dielectric layer, a second metal layer, a second dielectric layer, a first and second transparent capacitor electrode layers. The first dielectric layer covers the first metal layer. The second metal layer is disposed on the first dielectric layer and coupled to the first metal layer. The second dielectric layer covers the second metal layer. The first transparent capacitor electrode layer is disposed on the first dielectric layer and connected to the second metal layer. The second transparent capacitor electrode layer is disposed on the second dielectric layer and coupled to the first metal layer, in which the second and first transparent capacitor electrode layers are arranged to be stacked in a thickness direction and mutually opposed across the second dielectric layer therebetween.Type: GrantFiled: July 30, 2013Date of Patent: February 3, 2015Assignee: Chunghwa Picture Tubes, Ltd.Inventors: Shih-Chieh Lin, Wen-Chuan Wang, Wei-Lien Sung, Bo-Han Chu
-
Publication number: 20140291803Abstract: A capacitor structure of gate driver in panel (GIP) includes a first metal layer, a first dielectric layer, a second metal layer, a second dielectric layer, a first and second transparent capacitor electrode layers. The first dielectric layer covers the first metal layer. The second metal layer is disposed on the first dielectric layer and coupled to the first metal layer. The second dielectric layer covers the second metal layer. The first transparent capacitor electrode layer is disposed on the first dielectric layer and connected to the second metal layer. The second transparent capacitor electrode layer is disposed on the second dielectric layer and coupled to the first metal layer, in which the second and first transparent capacitor electrode layers are arranged to be stacked in a thickness direction and mutually opposed across the second dielectric layer therebetween.Type: ApplicationFiled: July 30, 2013Publication date: October 2, 2014Applicant: CHUNGHWA PICTURE TUBES, LTD.Inventors: Shih-Chieh LIN, Wen-Chuan WANG, Wei-Lien SUNG, Bo-Han CHU