Patents by Inventor Wei Ting Chien
Wei Ting Chien has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20190067458Abstract: A finFET device and methods of forming a finFET device are provided. The method includes depositing a dummy gate over and along sidewalls of a fin extending upwards from a semiconductor substrate, forming a first gate spacer along a sidewall of the dummy gate, and plasma-doping the first gate spacer with carbon to form a carbon-doped gate spacer. The method further includes forming a source/drain region adjacent a channel region of the fin and diffusing carbon from the carbon-doped gate spacer into a first region of the fin to provide a first carbon-doped region. The first carbon-doped region is disposed between at least a portion of the source/drain region and the channel region of the fin.Type: ApplicationFiled: October 29, 2018Publication date: February 28, 2019Inventors: Yu-Chang Lin, Chun-Feng Nieh, Huicheng Chang, Wei-Ting Chien, Chih-Pin Tsao, Hou-Ju Li, Tien-Shun Chang
-
Patent number: 10115808Abstract: A finFET device and methods of forming a finFET device are provided. The method includes depositing a dummy gate over and along sidewalls of a fin extending upwards from a semiconductor substrate, forming a first gate spacer along a sidewall of the dummy gate, and plasma-doping the first gate spacer with carbon to form a carbon-doped gate spacer. The method further includes forming a source/drain region adjacent a channel region of the fin and diffusing carbon from the carbon-doped gate spacer into a first region of the fin to provide a first carbon-doped region. The first carbon-doped region is disposed between at least a portion of the source/drain region and the channel region of the fin.Type: GrantFiled: June 1, 2017Date of Patent: October 30, 2018Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Yu-Chang Lin, Chun-Feng Nieh, Huicheng Chang, Tien-Shun Chang, Wei-Ting Chien, Chih-Pin Tsao, Hou-Ju Li
-
Patent number: 10041994Abstract: A method for predicting high-temperature operating life of an integrated circuit (IC) includes performing bias temperature instability tests and high-temperature operating life tests on a device of the IC, establishing a relationship between the device bias temperature instability and the IC's high-temperature operating life based on a result of the bias temperature instability tests and the high-temperature operating life tests. The method further includes providing a lot of subsequent integrated circuits (ICs), performing wafer-level bias temperature instability tests on a device of the ICs, and predicting high-temperature operating life of the ICs based on a result of the wafer-level bias temperature instability tests and based on the established relationship between the device's bias temperature instability and the IC's high-temperature operating life. The method can save significant effort and time over conventional approaches for accurate prediction of high-temperature operating life of an IC.Type: GrantFiled: November 10, 2016Date of Patent: August 7, 2018Assignees: SEMICONDUCTOR MANUFACTURING INTERNATIONAL (SHANGHAI) CORPORATION, SEMICONDUCTOR MANUFACTURING INTERNATIONAL (BEIJING) CORPORATIONInventors: Wei-Ting Chien, Yueqin Zhu, Yongliang Song, Yong Zhao
-
Publication number: 20180209598Abstract: A wide-angle linear LED lighting device includes a polygonal lampshade, a base and at least two LED modules. The polygonal lampshade includes at least two lateral parts and an installation part. The base is disposed within the polygonal lampshade and disposed on an inner surface of the installation part. There is an included angle between the base and the inner surface of the installation part. The at least two LED modules are disposed on the base. The light beams emitted by the at least two LED modules are outputted from different lateral parts of the polygonal lampshade. The light-outputting characteristics of the wide-angle linear LED lighting device are correlated with the included angle and the at least two LED modules.Type: ApplicationFiled: January 25, 2017Publication date: July 26, 2018Inventors: Wei-Ting Chien, Chia-Wen Hsu
-
Patent number: 10032580Abstract: A device for inputting commands includes a casing, a rotatable disk, and a processor. The rotatable disk can rotate relative to the casing, and has a plurality of input modes. The rotatable disk includes a switch button for switching among the input modes. The rotatable disk further includes a pointer. The casing includes an annular area surrounding the rotatable disk. The annular area has a plurality of input positions. The input positions correspond to characters of one character set corresponding to the current input mode. The processor is received in the casing, and can generate a command or control signal according to a character corresponding to an input position when the pointer is aligned with the input position.Type: GrantFiled: June 6, 2017Date of Patent: July 24, 2018Assignee: HON HAI PRECISION INDUSTRY CO., LTD.Inventors: Chun-Hung Lai, Chih-Chun Chang, Ming-Yi Liu, Wei-Ting Chien
-
Publication number: 20180151706Abstract: A finFET device and methods of forming a finFET device are provided. The method includes depositing a dummy gate over and along sidewalls of a fin extending upwards from a semiconductor substrate, forming a first gate spacer along a sidewall of the dummy gate, and plasma-doping the first gate spacer with carbon to form a carbon-doped gate spacer. The method further includes forming a source/drain region adjacent a channel region of the fin and diffusing carbon from the carbon-doped gate spacer into a first region of the fin to provide a first carbon-doped region. The first carbon-doped region is disposed between at least a portion of the source/drain region and the channel region of the fin.Type: ApplicationFiled: June 1, 2017Publication date: May 31, 2018Inventors: Yu-Chang Lin, Chun-Feng Nieh, Huicheng Chang, Tien-Shun Chang, Wei-Ting Chien, Chin-Pin Tsao, Hou-Ju Li
-
Publication number: 20180145177Abstract: FinFET structures and methods of forming the same are disclosed. A device includes a semiconductor fin. A gate stack is on the semiconductor fin. The gate stack includes a gate dielectric on the semiconductor fin and a gate electrode on the gate dielectric. The gate electrode and the gate dielectric have top surfaces level with one another. A first inter-layer dielectric (ILD) is adjacent the gate stack over the semiconductor fin. The first ILD exerts a compressive strain on the gate stack.Type: ApplicationFiled: November 18, 2016Publication date: May 24, 2018Inventors: Yu-Chang Lin, Wei-Ting Chien, Chun-Feng Nieh, Wen-Li Chiu, Huicheng Chang, Chun-Sheng Liang
-
Publication number: 20170285099Abstract: A method for predicting high-temperature operating life of an integrated circuit (IC) includes performing bias temperature instability tests and high-temperature operating life tests on a device of the IC, establishing a relationship between the device bias temperature instability and the IC's high-temperature operating life based on a result of the bias temperature instability tests and the high-temperature operating life tests. The method further includes providing a lot of subsequent integrated circuits (ICs), performing wafer-level bias temperature instability tests on a device of the ICs, and predicting high-temperature operating life of the ICs based on a result of the wafer-level bias temperature instability tests and based on the established relationship between the device's bias temperature instability and the IC's high-temperature operating life. The method can save significant effort and time over conventional approaches for accurate prediction of high-temperature operating life of an IC.Type: ApplicationFiled: November 10, 2016Publication date: October 5, 2017Inventors: Wei-Ting CHIEN, Yueqin ZHU, Yongliang SONG, Yong ZHAO
-
Publication number: 20140338160Abstract: A spring clip assembly includes a spring clip and a mounting plate. The spring clip includes an elastic abutting tab, a connecting plate connected to the abutting tab, and an inclined tab angled with respect to the connecting plate. The mounting plate is connected to the spring clip. The mounting plate includes a base plate, and a first positioning portion and a positioning portion connected with the base plate at opposite sides. The base plate defines a through hole. The first positioning portion and the base plate cooperatively define a first gap. The second positioning portion and the base plate cooperatively define a second gap. The abutting tab is engaged with the through hole after the connecting plate is inserted into the first gap and then received in the second gap.Type: ApplicationFiled: January 19, 2014Publication date: November 20, 2014Applicants: HON HAI PRECISION INDUSTRY CO., LTD., HONG FU JIN PRECISION INDUSTRY (ShenZhen) Co., LTDInventors: WEI-TING CHIEN, RUI-TAO CAO, PING LI, YONG-JUN YU
-
Patent number: 8685853Abstract: A method for creating a dual damascene structure while using only one lithography and masking step. Conventional dual damascene structures utilize two lithography steps: one to mask and expose the via, and a second step to mask and expose the trench interconnection. The novel method for creating a dual damascene structure allows for a smaller number of processing steps, thus reducing the processing time needed to complete the dual damascene structure. In addition, a lower number of masks may be needed. The exemplary mask or reticle used within the process incorporates different regions possessing different transmission rates. During the exposing step, light from an exposing source passes through the mask to expose a portion of the photoresist layer on top of the wafer.Type: GrantFiled: April 25, 2011Date of Patent: April 1, 2014Assignee: Semiconductor Manufacturing International (Shanghai) CorporationInventors: Fan Chung Tseng, Chi Hsi Wu, Wei Ting Chien
-
Publication number: 20120108054Abstract: A method for creating a dual damascene structure while using only one lithography and masking step. Conventional dual damascene structures utilize two lithography steps: one to mask and expose the via, and a second step to mask and expose the trench interconnection. The novel method for creating a dual damascene structure allows for a smaller number of processing steps, thus reducing the processing time needed to complete the dual damascene structure. In addition, a lower number of masks may be needed. The exemplary mask or reticle used within the process incorporates different regions possessing different transmission rates. During the exposing step, light from an exposing source passes through the mask to expose a portion of the photoresist layer on top of the wafer.Type: ApplicationFiled: April 25, 2011Publication date: May 3, 2012Applicant: Semiconductor Manufacturing International (Shanghai) CorporationInventors: Fan Chung Tseng, Chi Hsi Wu, Wei Ting Chien
-
Patent number: 8106664Abstract: An apparatus for a user to conduct an accelerated soft error test (ASER) on a semiconductor sample is provided. The apparatus comprises a first component for holding the radiation source, where the radiation source may be either an alpha-particle or neutron-particle source. The apparatus comprises a second component for holding the semiconductor sample, where the semiconductor sample may be either a silicon wafer or semiconductor chip. The apparatus comprises a connecting assembly for placing the first component and the second component relative to each other at a plurality of positions that subject the semiconductor sample to a radiation stress from the radiation source at a plurality of stress efficiencies. Among the benefits provided are improved repeatability and credibility of ASER tests and reduced radiation exposures to operators of ASER tests.Type: GrantFiled: August 25, 2008Date of Patent: January 31, 2012Assignee: Semiconductor Manufacturing International (Shanghai) CorporationInventors: Jung-Che Chang, Wei-Ting Chien
-
Patent number: 7989341Abstract: A method for creating a dual damascene structure while using only one lithography and masking step. Conventional dual damascene structures utilize two lithography steps: one to mask and expose the via, and a second step to mask and expose the trench interconnection. The novel method for creating a dual damascene structure allows for a smaller number of processing steps, thus reducing the processing time needed to complete the dual damascene structure. In addition, a lower number of masks may be needed. The exemplary mask or reticle used within the process incorporates different regions possessing different transmission rates. During the exposing step, light from an exposing source passes through the mask to expose a portion of the photoresist layer on top of the wafer.Type: GrantFiled: October 6, 2006Date of Patent: August 2, 2011Assignee: Semiconductor Manufacturing International (Shanghai) CorporationInventors: Fan Chung Tseng, Chi Hsi Wu, Wei Ting Chien
-
Publication number: 20100001738Abstract: An apparatus for a user to conduct an accelerated soft error test (ASER) on a semiconductor sample is provided. The apparatus comprises a first component for holding the radiation source, where the radiation source may be either an alpha-particle or neutron-particle source. The apparatus comprises a second component for holding the semiconductor sample, where the semiconductor sample may be either a silicon wafer or semiconductor chip. The apparatus comprises a connecting assembly for placing the first component and the second component relative to each other at a plurality of positions that subject the semiconductor sample to a radiation stress from the radiation source at a plurality of stress efficiencies. Among the benefits provided are improved repeatability and credibility of ASER tests and reduced radiation exposures to operators of ASER tests.Type: ApplicationFiled: August 25, 2008Publication date: January 7, 2010Applicant: Semiconductor Manufacturing International (Shanghai) CorporationInventors: Jung-Che Chang, Wei-Ting Chien
-
Publication number: 20070032973Abstract: A method is disclosed to determine whether a product, a component or a system (hereafter, we use “group” to simplify such wide scope though “product” is used for clarity in some places; hence, the first is refereed to as “group 1”) in reliability life testing has longer lifetime than the other (i.e., “group 2”). This method is free from the assumption on the form of distributions (i.e., it is a nonparametric method from statistics standpoint) and the proposed data analysis approach can be applied to all kinds of data and distributions. This method provides a more accurate solution than parametric methods, whose results may have certain errors from the goodness-of-fit at distribution fitting & parameter estimations. After the pre-check on bimodal, early failures, and the failure mechanisms, our invention employs numerical solutions with good accuracy by nonparametric approaches; the data under consideration can be censored, interval or bimodal, not limited to simple case of the complete type.Type: ApplicationFiled: August 8, 2005Publication date: February 8, 2007Applicant: Semiconductor Manufacturing International (Shanghai) CorporationInventors: Wei-Ting Chien, Siyuan Yang