Patents by Inventor Wen Ling M. Huang
Wen Ling M. Huang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9967040Abstract: Discussed generally herein are methods and devices including or providing a patch system that can help in diagnosing a medical condition and/or provide therapy to a user. A body-area network can include a plurality of communicatively coupled patches that communicate with an intermediate device. The intermediate device can provide data representative of a biological parameter monitored by the patches to proper personnel, such as for diagnosis and/or response.Type: GrantFiled: August 14, 2017Date of Patent: May 8, 2018Assignee: Intel CorporationInventors: Aleksandar Aleksov, Sasha N. Oster, Feras Eid, Adel A. Elsherbini, Johanna M. Swan, Amit Sudhir Baxi, Vincent S. Mageshkumar, Kumar Ranganathan, Wen-Ling M. Huang
-
Patent number: 9961026Abstract: Technologies for generating a text message from user-selectable icons include a wearable computing device that determines a context associated with the wearable computing device. The wearable computing device determines user-selectable icons from predetermined user-selectable icons based on the context associated with the wearable computing device. Each of the user-selectable icons may have one or more textual meanings associated therewith for text message generation. The determined user-selectable icons may be displayed on a display of the wearable computing device.Type: GrantFiled: October 31, 2013Date of Patent: May 1, 2018Assignee: Intel CorporationInventors: Glen J. Anderson, Ryan S. Brotman, Wen-Ling M. Huang, Francisco Javier Fernandez, Jamie Sherman, Deepak S. Vembar, Philip Muse, Lenitra M. Durham, Pete A. Denman, Giuseppe Beppe Raffa, Ramune Nagisetty
-
Patent number: 9898880Abstract: A wearable device (“WD”) stores a token after its wearer completes a successful strong authentication on a primary protected device (“primary PD”). Other protected devices (“secondary PDs”) recognize the stored token as representing a strong authentication and grant the user access while the user continues to wear the WD within a “digital leash-length” proximity. The WD constantly monitors whether the user continues to wear the device. Upon sensing that the user has removed the WD, the WD deletes, disables, or invalidates the token, The user must then repeat the strong authentication to gain further access to the protected devices.Type: GrantFiled: September 8, 2014Date of Patent: February 20, 2018Assignee: Intel CorporationInventors: Ramune Nagisetty, Melissa A Cowan, Jason Martin, Richard A Forand, Wen-Ling M Huang, Conor P Cahill
-
Publication number: 20180026730Abstract: Discussed generally herein are methods and devices including or providing a patch system that can help in diagnosing a medical condition and/or provide therapy to a user. A body-area network can include a plurality of communicatively coupled patches that communicate with an intermediate device. The intermediate device can provide data representative of a biological parameter monitored by the patches to proper personnel, such as for diagnosis and/or response.Type: ApplicationFiled: August 14, 2017Publication date: January 25, 2018Inventors: Aleksandar Aleksov, Sasha N. Oster, Feras Eid, Adel A. Elsherbini, Johanna M. Swan, Amit Sudhir Baxi, Vincent S. Mageshkumar, Kumar Ranganathan, Wen-Ling M. Huang
-
Patent number: 9735893Abstract: Discussed generally herein are methods and devices including or providing a patch system that can help in diagnosing a medical condition and/or provide therapy to a user. A body-area network can include a plurality of communicatively coupled patches that communicate with an intermediate device. The intermediate device can provide data representative of a biological parameter monitored by the patches to proper personnel, such as for diagnosis and/or response.Type: GrantFiled: July 21, 2016Date of Patent: August 15, 2017Assignee: Intel CorporationInventors: Aleksandar Aleksov, Sasha N. Oster, Feras Eid, Adel A. Elsherbini, Johanna M. Swan, Amit Sudhir Baxi, Vincent S. Mageshkumar, Kumar Ranganathan, Wen-Ling M. Huang
-
Patent number: 9660344Abstract: Embodiments of an optically transparent antenna are generally described herein. In some embodiments, the optically transparent antenna may comprise a plurality of electrically-isolated conductive patches arranged on a non-conductive surface. A combination of a size of the conductive patches and a spacing between the conductive patches is less than a human visual acuity for a predetermined viewing distance so that the patches are not be visible or perceptible to a human. In some embodiments, optically transparent antenna may serve as one or more antennas on a mobile platform.Type: GrantFiled: July 23, 2013Date of Patent: May 23, 2017Assignee: Intel CorporationInventors: Helen Kankan Pan, Wen-Ling M. Huang, Harry G. Skinner
-
Patent number: 9612993Abstract: An analog frontend (AFE) interface is dynamically programmable. A single AFE circuit can interface with multiple different analog devices, and dynamically configure its input for efficient interfacing with each different analog device. The AFE receives multiple unprocessed analog input signals and samples the analog input signals. A preprocessor element in the AFE analyzes the input signals and generates control signals based on the analyzing. The control signals dynamically adjust how the AFE samples the analog input signals, and can improve the efficiency of the operation the AFE.Type: GrantFiled: June 28, 2014Date of Patent: April 4, 2017Assignee: Intel CorporationInventors: Ryan M Field, Wen-Ling M Huang, Hao Luo
-
Patent number: 9588581Abstract: This disclosure is directed to a composable thin computing device. An example device may comprise at least a device interface module, a communication module, a processing module, a memory module, a composable computing module and a power module. The device interface module may couple the device to an operational environment via at least one of a physical connector or a wireless connection. The communication module may at least one of transmit or receive data via the device interface module. The processing module may process the data. The memory module may store at least a portion of the data. The composable computing module may cause at least one of the above modules to perform certain functionality related to the operational environment. The power module may power at least one of the above modules.Type: GrantFiled: September 10, 2013Date of Patent: March 7, 2017Assignee: Intel CorporationInventors: Anthony G. Lamarca, Omesh Tickoo, Maynard C. Falconer, Shilpa Talwar, Wen-Ling M. Huang
-
Publication number: 20150378954Abstract: An analog frontend (AFE) interface is dynamically programmable. A single AFE circuit can interface with multiple different analog devices, and dynamically configure its input for efficient interfacing with each different analog device. The AFE receives multiple unprocessed analog input signals and samples the analog input signals. A preprocessor element in the AFE analyzes the input signals and generates control signals based on the analyzing. The control signals dynamically adjust how the AFE samples the analog input signals, and can improve the efficiency of the operation the AFE.Type: ApplicationFiled: June 28, 2014Publication date: December 31, 2015Inventors: RYAN M. FIELD, WEN-LING M. HUANG, HAO LUO
-
Publication number: 20150277563Abstract: Systems and methods may provide for a programmable array of tactile elements in which the active elements may be dynamically altered in time and space and in dependence upon the orientation of the device of which it is a part. That device may be part of a wearable device, such as a hat, smart watch, smart glasses, glove, wristband or other garment.Type: ApplicationFiled: March 28, 2014Publication date: October 1, 2015Inventors: Wen-Ling M. Huang, Giuseppe Raffa, Glen J. Anderson
-
Publication number: 20150070134Abstract: A wearable device (“WD”) stores a token after its wearer completes a successful strong authentication on a primary protected device (“primary PD”). Other protected devices (“secondary PDs”) recognize the stored token as representing a strong authentication and grant the user access while the user continues to wear the WD within a “digital leash-length” proximity. The WD constantly monitors whether the user continues to wear the device. Upon sensing that the user has removed the WD, the WD deletes, disables, or invalidates the token, The user must then repeat the strong authentication to gain further access to the protected devices.Type: ApplicationFiled: September 8, 2014Publication date: March 12, 2015Applicant: INTEL CORPORATIONInventors: Ramune Nagisetty, Melissa A. Cowan, Jason Martin, Richard A. Forand, Wen-Ling M. Huang, Conor P. Cahill
-
Publication number: 20150070833Abstract: This disclosure is directed to a composable thin computing device. An example device may comprise at least a device interface module, a communication module, a processing module, a memory module, a composable computing module and a power module. The device interface module may couple the device to an operational environment via at least one of a physical connector or a wireless connection. The communication module may at least one of transmit or receive data via the device interface module. The processing module may process the data. The memory module may store at least a portion of the data. The composable computing module may cause at least one of the above modules to perform certain functionality related to the operational environment. The power module may power at least one of the above modules.Type: ApplicationFiled: September 10, 2013Publication date: March 12, 2015Inventors: Anthony G. LAMARCA, Omesh TICKOO, Maynard C. FALCONER, Shilpa TALWAR, Wen-Ling M. HUANG
-
Publication number: 20150052239Abstract: Generally, this disclosure provides systems, devices, methods and computer readable media for context based spectrum management. A device may include a user preference determination module to determine a level-of-service preference of a user of the device, the preference associated with an application. The device may also include a user state determination module, to determine a state of the user, and a device capability determination module, to determine capabilities of the device. The device may further include an application programming interface (API) to provide the context to a cloud-based server configured to manage spectrum. The context includes the preference, the state and the capabilities. The API is further configured to receive content delivery options from the cloud-based server.Type: ApplicationFiled: August 19, 2013Publication date: February 19, 2015Inventors: Anthony G. Lamarca, Vallabhajosyula S. Somayazulu, Xue Yang, Denver H. Dash, Kerstin Johnsson, Jaideep Moses, Wen-Ling M. Huang, Omesh Tickoo, Jeffrey R. Foerster, Carlos Cordeiro, Christian Maciocco, Harry G. Skinner, Geoff O. Weaver, Xingang Guo, Maynard C. Falconer, Rahul C. Shah, Srikathyayani Srikanteswara
-
Publication number: 20150006667Abstract: This disclosure is directed to a dynamic data compression system. A device may request data comprising certain content from a remote resource. The remote resource may determine if any part of the content is identical or similar to content in other data and if the other data is already on the requesting device. Smart compression may then involve transmitting only the portions of the content not residing on the requesting device, which may combine the received portions of the content with the other data. In another example, a capturing device may capture at least one of an image or video. Smart compression may then involve transmitting only certain features of the image/video to the remote resource. The remote resource may determine image/video content based on the received features, and may perform an action based on the content. In addition, a determination whether to perform smart compression may be based on system/device conditions.Type: ApplicationFiled: June 28, 2013Publication date: January 1, 2015Inventors: Jeffrey R. FOERSTER, Jaideep MOSES, Geoff O. WEAVER, Anthony G. LAMARCA, Xue YANG, Kerstin JOHNSSON, Wen-Ling M. HUANG, Rahul C. SHAH, Harry G. SKINNER
-
Patent number: 8324064Abstract: Methods are disclosed for forming an improved varactor diode having first and second terminals. The methods include providing a substrate having a first surface in which are formed isolation regions separating first and second parts of the diode. A varactor junction is formed in the first part with a first side coupled to the first terminal and a second side coupled to the second terminal via a sub-isolation buried layer (SIBL) region extending under the bottom and partly up the sides of the isolation regions to a further doped region that is ohmically connected to the second terminal. The first part does not extend to the SIBL region. The varactor junction desirably comprises a hyper-abrupt doped region. The combination provides improved tuning ratio, operating frequency and breakdown voltage of the varactor diode while still providing adequate Q.Type: GrantFiled: September 30, 2011Date of Patent: December 4, 2012Assignee: Freescale Semiconductors, Inc.Inventors: Pamela J. Welch, Wen Ling M. Huang, David G. Morgan, Hernan A. Rueda, Vishal P. Trivedi
-
Publication number: 20120021586Abstract: Methods are disclosed for forming an improved varactor diode having first and second terminals. The methods include providing a substrate having a first surface in which are formed isolation regions separating first and second parts of the diode. A varactor junction is formed in the first part with a first side coupled to the first terminal and a second side coupled to the second terminal via a sub-isolation buried layer (SIBL) region extending under the bottom and partly up the sides of the isolation regions to a further doped region that is ohmically connected to the second terminal. The first part does not extend to the SIBL region. The varactor junction desirably comprises a hyper-abrupt doped region. The combination provides improved tuning ratio, operating frequency and breakdown voltage of the varactor diode while still providing adequate Q.Type: ApplicationFiled: September 30, 2011Publication date: January 26, 2012Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: Pamela J. Welch, Wen Ling M. Huang, David G. Morgan, Hernan A. Rueda, Vishal P. Trivedi
-
Patent number: 8053866Abstract: An improved varactor diode (20, 50) having first (45) and second (44) terminals is obtained by providing a substrate (22, 52) having a first surface (21, 51) in which are formed isolation regions (28, 58) separating first (23, 53) and second (25, 55) parts of the diode (20, 50). A varactor junction (40, 70) is formed in the first part (23, 53) and having a first side (35, 66) coupled to the first terminal (45) and a second side (34, 54) coupled to the second terminal (44) via a sub-isolation buried layer (SIBL) region (26, 56) extending under the bottom (886) and partly up the sides (885) of the isolation regions (28, 58) to a further doped region (30, 32; 60, 62) ohmically connected to the second terminal (44). The first part (36, 66) does not extend to the SIBL region (26, 56). The varactor junction (40, 70) desirably comprises a hyper-abrupt doped region (34, 54).Type: GrantFiled: August 6, 2009Date of Patent: November 8, 2011Assignee: Freescale Semiconductor, Inc.Inventors: Pamela J. Welch, Wen Ling M. Huang, David G. Morgan, Hernan A. Reuda, Vishal P. Trivedi
-
Patent number: 7052939Abstract: A structure that reduces signal cross-talk through the semiconductor substrate for System-On-Chip (SOC) (2) applications, thereby facilitating the integration of digital circuit blocks (6) and analog circuit blocks (8) onto a single IC. Cross-circuit interaction through a substrate (4) is reduced by strategically positioning the various digital circuit blocks (6) and analog circuit blocks (8) in an isolated wells (10), (12), (16) and (20) over a resistive substrate (4). These well structures (10), (12), (16), and (20) are then surrounded with a patterned low resistivity layer (22) and optional trench region (24). The patterned low resistivity region (22) is formed below wells (10) and (12) and functions as a low resistance AC ground plane. This low resistivity region (22) collects noise signals that propagate between digital circuit blocks (6) and analog circuit blocks (8).Type: GrantFiled: November 26, 2002Date of Patent: May 30, 2006Assignee: Freescale Semiconductor, Inc.Inventors: Wen Ling M. Huang, Sushil Bharatan, Carl Kyono, David J. Monk, Kun-Hin To, Pamela J. Welch
-
Publication number: 20040099878Abstract: A structure that reduces signal cross-talk through the semiconductor substrate for System-On-Chip (SOC) (2) applications, thereby facilitating the integration of digital circuit blocks (6) and analog circuit blocks (8) onto a single IC. Cross-circuit interaction through a substrate (4) is reduced by strategically positioning the various digital circuit blocks (6) and analog circuit blocks (8) in an isolated wells (10), (12), (16) and (20) over a resistive substrate (4). These well structures (10), (12), (16), and (20) are then surrounded with a patterned low resistivity layer (22) and optional trench region (24). The patterned low resistivity region (22) is formed below wells (10) and (12) and functions as a low resistance AC ground plane. This low resistivity region (22) collects noise signals that propagate between digital circuit blocks (6) and analog circuit blocks (8).Type: ApplicationFiled: November 26, 2002Publication date: May 27, 2004Applicant: Motorola, Inc.Inventors: Wen Ling M. Huang, Sushil Bharatan, Carl Kyono, David J. Monk, Kun-Hin To, Pamela J. Welch
-
Publication number: 20030234438Abstract: An integrated circuit that supports digital circuits, analog circuits, and RF circuits on a single IC. Digital CMOS circuitry lies on a low resistivity layer that provides good latch-up qualities and allows for dense PAD I/O. Analog CMOS circuitry rests on an isolated well region on a highly resistive layer in order to minimize signal crosstalk through the substrate. Analog BJT devices also sit on a highly resistive region within its own well structure in order to minimize parasitic capacitances and provide for high frequency device switching. RF passive elements, such as inductors and capacitors, rest on a highly resistive region in order to minimize signal losses that especially occur at high frequencies. RF active components rest on a highly resistive region to maximize device performance.Type: ApplicationFiled: June 24, 2002Publication date: December 25, 2003Applicant: Motorola, Inc.Inventors: Wen Ling M Huang, James Kirchgessner, David Monk