Patents by Inventor Wen-Zen Shen
Wen-Zen Shen has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7581160Abstract: An ACS circuit and a Viterbi decoder with the circuit. The Add-Compare-Select (ACS) circuit comprises: two registers for storing two previous candidate state metrics; a first adder for adding the value stored in the first register and a first branch metric to generate a first addition result; a second adder for adding the value stored in the second register and the first branch metric to generate a second addition result; a comparator for comparing the values stored in the first register and the second register to generate a decision bit; and a multiplexer for selecting either the first addition result or the second addition result as a new output candidate state metric according to the decision bit. Due to the parallel processing of the adders and the comparator, the processing speed of a Viterbi decoder with the ACS will be increased.Type: GrantFiled: September 27, 2006Date of Patent: August 25, 2009Assignee: MediaTek Inc.Inventors: Hong-Ching Chen, Wen-Zen Shen, Der-Tsuey Shen Wang, legal representative
-
Publication number: 20070044008Abstract: An ACS circuit and a Viterbi decoder with the circuit. The Add-Compare-Select (ACS) circuit comprises: two registers for storing two previous candidate state metrics; a first adder for adding the value stored in the first register and a first branch metric to generate a first addition result; a second adder for adding the value stored in the second register and the first branch metric to generate a second addition result; a comparator for comparing the values stored in the first register and the second register to generate a decision bit; and a multiplexer for selecting either the first addition result or the second addition result as a new output candidate state metric according to the decision bit. Due to the parallel processing of the adders and the comparator, the processing speed of a Viterbi decoder with the ACS will be increased.Type: ApplicationFiled: September 27, 2006Publication date: February 22, 2007Inventors: Hong-Ching Chen, Wen-Zen Shen, Der-Tsuey Shen Wang
-
Patent number: 7178093Abstract: A PRML system with a branch estimator. The PRML system includes an analog-to-digital converter (ADC) for receiving an analog input signal and converting the analog input signal into a digital sampled signal according a sampling clock; a branch estimator for receiving the digital sampled signal and estimating each branch eigenvalue; and a Viterbi decoder for decoding an output signal according to the digital sampled signal and the branch eigenvalues. Since the PRML system employs the branch estimator to estimate the branch eigenvalues of trellis of the Viterbi decoder directly, the PRML system can be simplified and the execution speed of the PRML system can be increased.Type: GrantFiled: March 14, 2003Date of Patent: February 13, 2007Assignee: MediaTek Inc.Inventors: Hong-Ching Chen, Der-Tsuey Shen Wang, legal representative, Wen-Zen Shen, deceased
-
Patent number: 7127667Abstract: An ACS circuit and a Viterbi decoder with the circuit. The Add-Compare-Select (ACS) circuit comprises: two registers for storing two previous candidate state metrics; a first adder for adding the value stored in the first register and a first branch metric to generate a first addition result; a second adder for adding the value stored in the second register and the first branch metric to generate a second addition result; a comparator for comparing the values stored in the first register and the second register to generate a decision bit; and a multiplexer for selecting either the first addition result or the second addition result as a new output candidate state metric according to the decision bit. Due to the parallel processing of the adders and the comparator, the processing speed of a Viterbi decoder with the ACS will be increased.Type: GrantFiled: April 14, 2003Date of Patent: October 24, 2006Assignee: MediaTek Inc.Inventors: Hong-Ching Chen, Der-Tsuey Shen Wang, legal representative, Wen-Zen Shen, deceased
-
Patent number: 7120855Abstract: A survivor path memory circuit and a Viterbi decoder with the circuit for saving the memory amounts. The Viterbi decoder includes a branch metric generator, an ACS (Add-Compare-Select) unit, a survivor path memory circuit and a decoding unit. The survivor path memory circuit includes survivor paths and decision bit paths. Each survivor path has multiplexers connected in series and each multiplexer outputs the selected data to next multiplexer and to another multiplexers of another survivor paths. Each decision bit path has register node connected in series, receives a decision bit signal generated from the ACS unit, and outputs delayed signal to the multiplexers of the corresponding survivor path. The data flow direction for the survivor paths is opposite to the data flow direction for the decision bit paths.Type: GrantFiled: April 24, 2003Date of Patent: October 10, 2006Assignee: MediaTek Inc.Inventors: Hong-Ching Chen, Der-Tsuey Shen Wang, legal representative, Wen-Zen Shen, deceased
-
Publication number: 20030212950Abstract: A survivor path memory circuit and a Viterbi decoder with the circuit for saving the memory amounts. The Viterbi decoder includes a branch metric generator, an ACS (Add-Compare-Select) unit, a survivor path memory circuit and a decoding unit. The survivor path memory circuit includes survivor paths and decision bit paths. Each survivor path has multiplexers connected in series and each multiplexer outputs the selected data to next multiplexer and to another multiplexers of another survivor paths. Each decision bit path has register node connected in series, receives a decision bit signal generated from the ACS unit, and outputs delayed signal to the multiplexers of the corresponding survivor path. The data flow directions for the survivor paths and decision bit paths are in reverse direction.Type: ApplicationFiled: April 24, 2003Publication date: November 13, 2003Inventors: Hong-Ching Chen, Wen-Zen Shen, Der-Tsuey Shen Wang
-
Publication number: 20030196163Abstract: An ACS circuit and a Viterbi decoder with the circuit. The Add-Compare-Select (ACS) circuit comprises: two registers for storing two previous candidate state metrics; a first adder for adding the value stored in the first register and a first branch metric to generate a first addition result; a second adder for adding the value stored in the second register and the first branch metric to generate a second addition result; a comparator for comparing the values stored in the first register and the second register to generate a decision bit; and a multiplexer for selecting either the first addition result or the second addition result as a new output candidate state metric according to the decision bit. Due to the parallel processing of the adders and the comparator, the processing speed of a Viterbi decoder with the ACS will be increased.Type: ApplicationFiled: April 14, 2003Publication date: October 16, 2003Inventors: Hong-Ching Chen, Wen-Zen Shen, Der-Tsuey Shen Wang
-
Publication number: 20030182618Abstract: A PRML system with a branch estimator. The PRML system includes an analog-to-digital converter (ADC) for receiving an analog input signal and converting the analog input signal into a digital sampled signal according a sampling clock; a branch estimator for receiving the digital sampled signal and estimating each branch eigenvalue; and a Viterbi decoder for decoding an output signal according to the digital sampled signal and the branch eigenvalues. Since the PRML system employs the branch estimator to estimate the branch eigenvalues of trellis of the Viterbi decoder directly, the PRML system can be simplified and the execution speed of the PRML system can be increased.Type: ApplicationFiled: March 14, 2003Publication date: September 25, 2003Inventors: Hong-Ching Chen, Wen-Zen Shen, Der-Tsuey Shen Wang
-
Patent number: 5903279Abstract: A modified three-pixel antialiasing method wherein the closest pixel from a displayed line has a constant display intensity includes the steps of locating a first pixel having a shortest distance along an axis of the pixel matrix array from the line, determining the shortest distance, calculating pixel intensity for the first pixel by multiplying a maximum intensity of the first pixel with a constant value, locating a second pixel having a second shortest distance along the axis from the line, locating a third pixel having a third shortest distance along the axis from the line, calculating pixel intensity for the second pixel, and calculating pixel intensity for the third pixel.Type: GrantFiled: December 17, 1997Date of Patent: May 11, 1999Assignee: Industrial Technology Research InstituteInventors: Chi-Chih Lee, Wen-Zen Shen, Yea-Yun Yang, Chong-Ching Chen, Won-Yih Lin
-
Patent number: 4991131Abstract: A multiplication device is provided for forming the product of a first and a second N-bit input binary number. The multiplication device receives the two input binary numbers and forms a two's complement product expressed in a product sum and a product carry term. The product sum and product carry terms are formed by providing an offset generation means which generates a numerical binary offset of the value determined by X=(4-2.sup.-(n-1)) and a partial product generating means which generates first and second sets of partial products. An addition means adds the offset value and first and second sets of partial products are added to form the resultant product sum and product carry terms. The product sum and product carry terms are conveyed to a second addition means wherein they are added to form a two's complement product result. Preferably the multiplication device is provided with an accumulation means to form the sum of the products of all successive pairs of input binary numbers.Type: GrantFiled: October 6, 1987Date of Patent: February 5, 1991Assignee: Industrial Technology Research InstituteInventors: I-Hau Yeh, Ye-O You, Wen-Zen Shen