Patents by Inventor Weng F Yap
Weng F Yap has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9997492Abstract: Microelectronic packages and methods for fabricating microelectronic packages having optical mask layers are provided. In one embodiment, the method includes building redistribution layers over the frontside of a semiconductor die. The redistribution layers includes a body of dielectric material in which a plurality of interconnect lines are formed. An optical mask layer is formed over the frontside of the semiconductor die and at least a portion of the redistribution layers. The optical mask layer has an opacity greater than the opacity of the body of dielectric material and blocks or obscures visual observation of an interior portion of the microelectronic package through the redistribution layers.Type: GrantFiled: November 21, 2013Date of Patent: June 12, 2018Assignee: NXP USA, INC.Inventors: Weng F. Yap, Scott M. Hayes, Alan J. Magnus
-
Patent number: 9780077Abstract: Methods for producing System-in-Packages (SiPs) containing embedded Surface Mount Device (SMD) modules are provided, as SiPs containing SMD modules. In one embodiment, the fabrication method includes positioning a semiconductor die and first preassembled SMD module, which contains a plurality of SMDs soldered to an interposer substrate, in predetermined spatial relationship. The preassembled SMD module and the semiconductor die are overmolded to yield a molded panel having a frontside at which the first preassembled SMD module and the semiconductor die are exposed. A Redistribution Layer (RDL) structure can be formed over the frontside of the molded panel containing interconnect lines electrically coupling the semiconductor die and the first preassembled SMD module. The molded panel may then undergo singulation to produce an SiP having a molded body in which the semiconductor die and the first preassembled SMD module are embedded.Type: GrantFiled: September 10, 2015Date of Patent: October 3, 2017Assignee: NXP USA, INC.Inventor: Weng F. Yap
-
Patent number: 9761569Abstract: Embodiments of a method for fabricating System-in-Packages (SiPs) are provided, as are embodiments of a SiP. In one embodiment, the method includes producing a first package including a first molded package body having a sidewall. A first leadframe is embedded within the first molded package body and having a first leadframe lead exposed through the sidewall. In certain implementations, a semiconductor die may also be encapsulated within the first molded package body. A Surface Mount Device (SMD) is mounted to the sidewall of the first molded package body such that a first terminal of the SMD is in ohmic contact with the first leadframe lead exposed through the sidewall.Type: GrantFiled: December 30, 2015Date of Patent: September 12, 2017Assignee: NSP USA, INC.Inventor: Weng F. Yap
-
Patent number: 9698104Abstract: A wafer level packaging method entails providing electronic devices and providing a platform structure having cavities extending through the platform structure. The platform structure is mounted to a temporary support. One or more electronic devices are placed in the cavities with an active side of each electronic device facing the temporary support. The platform structure and the electronic devices are encapsulated in an encapsulation material to produce a panel assembly. Redistribution layers may be formed over the panel assembly, after which the panel assembly may be separated into a plurality of integrated electronic packages. The platform structure may be formed from a semiconductor material, and platform segments within each package provide a fan-out region for conductive interconnects, as well as provide a platform for a metallization layer and/or for forming through silicon vias.Type: GrantFiled: June 14, 2016Date of Patent: July 4, 2017Assignee: NXP USA, Inc.Inventors: Weng F. Yap, Michael B. Vincent
-
Patent number: 9607918Abstract: Fan-Out Wafer Level Packages (FO-WLPs) and methods for fabricating FO-WLPs containing Embedded Ground Planes (EGPs) and backside EGP interconnect structures are provided. In one embodiment, the method includes electrically coupling an EGP to a backside terminal of a first microelectronic device through a backside EGP interconnect structure. A molded package body is formed around the first microelectronic device, the EGP, and the EGP interconnect structure. The molded package body has a frontside at which the EGP is exposed. One or more Redistribution Layers are formed over the frontside of the molded packaged body and contain at least one interconnect line electrically coupled to the backside contact through the EGP and the backside EGP interconnect structure.Type: GrantFiled: December 30, 2015Date of Patent: March 28, 2017Assignee: NXP USA, INC.Inventors: Zhiwei Gong, Weng F. Yap
-
Publication number: 20170077072Abstract: Methods for producing System-in-Packages (SiPs) containing embedded Surface Mount Device (SMD) modules are provided, as SiPs containing SMD modules. In one embodiment, the fabrication method includes positioning a semiconductor die and first preassembled SMD module, which contains a plurality of SMDs soldered to an interposer substrate, in predetermined spatial relationship. The preassembled SMD module and the semiconductor die are overmolded to yield a molded panel having a frontside at which the first preassembled SMD module and the semiconductor die are exposed. A Redistribution Layer (RDL) structure can be formed over the frontside of the molded panel containing interconnect lines electrically coupling the semiconductor die and the first preassembled SMD module. The molded panel may then undergo singulation to produce an SiP having a molded body in which the semiconductor die and the first preassembled SMD module are embedded.Type: ApplicationFiled: September 10, 2015Publication date: March 16, 2017Applicant: FREESCALE SEMICONDUCTOR INC.Inventor: WENG F. YAP
-
Patent number: 9595509Abstract: Stacked microelectronic package assemblies are provided, as are methods for producing stacked microelectronic package assemblies. In one embodiment, the stacked microelectronic package assembly includes a base package layer onto which a stacked bridge device is stacked. The base package layer includes, in turn, a first microelectronic package and a second microelectronic package positioned laterally adjacent the first microelectronic package. The stacked bridge device extends over the first and second microelectronic packages. A first terminal of the stacked bridge device is soldered to or otherwise electrically joined to a first backside contact of the first microelectronic package, and a second terminal of the stacked bridge device is soldered to or otherwise electrically joined to a second backside contact of the second microelectronic package.Type: GrantFiled: September 8, 2015Date of Patent: March 14, 2017Assignee: NXP USA, INC.Inventor: Weng F. Yap
-
Publication number: 20170069607Abstract: Stacked microelectronic package assemblies are provided, as are methods for producing stacked microelectronic package assemblies. In one embodiment, the stacked microelectronic package assembly includes a base package layer onto which a stacked bridge device is stacked. The base package layer includes, in turn, a first microelectronic package and a second microelectronic package positioned laterally adjacent the first microelectronic package. The stacked bridge device extends over the first and second microelectronic packages. A first terminal of the stacked bridge device is soldered to or otherwise electrically joined to a first backside contact of the first microelectronic package, and a second terminal of the stacked bridge device is soldered to or otherwise electrically joined to a second backside contact of the second microelectronic package.Type: ApplicationFiled: September 8, 2015Publication date: March 9, 2017Applicant: FREESCALE SEMICONDUCTOR INC.Inventor: WENG F. YAP
-
Patent number: 9589909Abstract: Radio frequency/electromagnetic interference (RF/EMI) shielding within redistribution layers of a fan-out wafer level package is provided. By using RDL metal layers to provide the shielding, additional process steps are avoided (e.g., incorporating a shielding lid or applying conformal paint on the package back side). Embodiments use metal filled trench vias in the RDL dielectric layers to provide metal “walls” around the RF sensitive signal lines through the dielectric layer regions of the RDL. These walls are coupled to ground, which isolates the signal lines from interference or noise generated outside the walls.Type: GrantFiled: October 23, 2015Date of Patent: March 7, 2017Assignee: NXP USA, INC.Inventors: Weng F. Yap, Eduard J. Pabst
-
Patent number: 9524950Abstract: A method for fabricating a stacked microelectronic device includes attaching a first package layer to a second package layer to form stacked microelectronic layers. Saw streets of the first package layer overlie and are aligned with saw streets of the second package layer. The first and second package layers include respective edge connectors formed between the saw streets and electronic components in the first and second package layers. A through package via is formed in one of the saw streets of the first and second package layers. The via is filled with conductive material. The stacked package layers are singulated along the saw streets in a manner that retains a portion of the conductive material to form a sidewall connector between at least two of the edge connectors.Type: GrantFiled: May 31, 2013Date of Patent: December 20, 2016Assignee: Freescale Semiconductor, Inc.Inventors: Weng F. Yap, Michael B. Vincent
-
Patent number: 9502363Abstract: Wafer level packages and methods for producing wafer level packages having delamination-resistant redistribution layers are provided. In one embodiment, the method includes building inner redistribution layers over a semiconductor die. Inner redistribution layers include a body of dielectric material containing metal routing features. A routing-free dielectric block is formed in the body of dielectric material and is uninterrupted by the metal routing features. An outer redistribution layer is produced over the inner redistribution layers and contains a metal plane, which is patterned to include one or more outgassing openings overlying the routing-free dielectric block. The routing-free dielectric block has a minimum width, length, and depth each at least twice the thickness of the outer redistribution layer.Type: GrantFiled: March 24, 2014Date of Patent: November 22, 2016Assignee: Freescale Semiconductor, Inc.Inventors: Michael B. Vincent, Trung Q. Duong, Zhiwei Gong, Scott M. Hayes, Alan J. Magnus, Douglas G. Mitchell, Eduard J. Pabst, Jason R. Wright, Weng F. Yap
-
Patent number: 9472528Abstract: An integrated electronic package includes an integrated circuit (IC) die and conductive discrete components. Electrical interconnects are formed directly between bond pads on an active side of the IC die and contacts on the conductive discrete components without an intervening lead frame. The IC die, conductive discrete components and electrical interconnects are embedded in an encapsulation material. Contact surfaces of at least some of the conductive discrete components are exposed from the encapsulation material and can be attached to a printed circuit board in order to mount the integrated electronic package to the printed circuit board.Type: GrantFiled: June 5, 2014Date of Patent: October 18, 2016Assignee: Freescale Semiconductor, Inc.Inventor: Weng F. Yap
-
Publication number: 20160293551Abstract: A wafer level packaging method entails providing electronic devices and providing a platform structure having cavities extending through the platform structure. The platform structure is mounted to a temporary support. One or more electronic devices are placed in the cavities with an active side of each electronic device facing the temporary support. The platform structure and the electronic devices are encapsulated in an encapsulation material to produce a panel assembly. Redistribution layers may be formed over the panel assembly, after which the panel assembly may be separated into a plurality of integrated electronic packages. The platform structure may be formed from a semiconductor material, and platform segments within each package provide a fan-out region for conductive interconnects, as well as provide a platform for a metallization layer and/or for forming through silicon vias.Type: ApplicationFiled: June 14, 2016Publication date: October 6, 2016Inventors: Weng F. Yap, Michael B. Vincent
-
Patent number: 9401339Abstract: Wafer level packages and methods for producing wafer level packages having non-wettable solder collars are provided. In one embodiment, the method includes forming solder mask openings in a solder mask layer exposing regions of a patterned metal level underlying the solder mask layer. Before or after forming solder mask openings in the solder mask layer, non-wettable solder collars are produced extending partially over the exposed regions of the patterned metal level. Solder balls are deposited onto the non-wettable solder collars and into the solder mask openings such that circumferential clearances are provided around base portions of the solder balls and sidewalls of the solder mask layer defining the solder mask openings.Type: GrantFiled: May 14, 2014Date of Patent: July 26, 2016Assignee: Freescale Semiconductor, Inc.Inventors: Weng F. Yap, Alan J. Magnus
-
Patent number: 9396999Abstract: A wafer level packaging method entails providing electronic devices and providing a platform structure having cavities extending through the platform structure. The platform structure is mounted to a temporary support. One or more electronic devices are placed in the cavities with an active side of each electronic device facing the temporary support. The platform structure and the electronic devices are encapsulated in an encapsulation material to produce a panel assembly. Redistribution layers may be formed over the panel assembly, after which the panel assembly may be separated into a plurality of integrated electronic packages. The platform structure may be formed from a semiconductor material, and platform segments within each package provide a fan-out region for conductive interconnects, as well as provide a platform for a metallization layer and/or for forming through silicon vias.Type: GrantFiled: July 1, 2014Date of Patent: July 19, 2016Assignee: Freescale Semiconductor, Inc.Inventors: Weng F. Yap, Michael B. Vincent
-
Patent number: 9362234Abstract: Shielded device packages and related fabrication methods are provided. An exemplary device package includes one or more electrical components, a molding compound overlying the one or more electrical components, a conductive interconnect structure within the molding compound, a conductive frame structure laterally surrounding the one or more electrical components and the interconnect structure, and a shielding structure overlying the one or more electrical components. The shielding structure is electrically connected to the frame structure and at least a portion of the molding compound resides between the shielding structure and the one or more electrical components.Type: GrantFiled: January 7, 2014Date of Patent: June 7, 2016Assignee: FREESCALE SEMICONDUCTOR, INC.Inventors: Eduard J. Pabst, Sergio P. Pacheco, Weng F. Yap
-
Patent number: 9343414Abstract: Microelectronic packages and methods for fabricating microelectronic packages are provided. In one embodiment, the method includes producing a plurality of vertically-elongated contacts in ohmic contact with interconnect lines contained within one or more redistribution layers built over the frontside of a semiconductor die. A molded radiofrequency (RF) separation or stand-off layer is formed over the redistribution layers through which the plurality of vertically-elongated contacts extend. An antenna structure is fabricated or otherwise provided over the molded RF stand-off layer and electrically coupled to the semiconductor die through at least one of the plurality of vertically-elongated contacts.Type: GrantFiled: August 13, 2015Date of Patent: May 17, 2016Assignee: FREESCALE SEMICONDUCTOR, INC.Inventors: Weng F. Yap, Eduard J. Pabst
-
Publication number: 20160118313Abstract: Fan-Out Wafer Level Packages (FO-WLPs) and methods for fabricating FO-WLPs containing Embedded Ground Planes (EGPs) and backside EGP interconnect structures are provided. In one embodiment, the method includes electrically coupling an EGP to a backside terminal of a first microelectronic device through a backside EGP interconnect structure. A molded package body is formed around the first microelectronic device, the EGP, and the EGP interconnect structure. The molded package body has a frontside at which the EGP is exposed. One or more Redistribution Layers are formed over the frontside of the molded packaged body and contain at least one interconnect line electrically coupled to the backside contact through the EGP and the backside EGP interconnect structure.Type: ApplicationFiled: December 30, 2015Publication date: April 28, 2016Applicant: FREESCALE SEMICONDUCTOR INC.Inventors: Zhiwei Gong, Weng F. Yap
-
Publication number: 20160111403Abstract: Embodiments of a method for fabricating System-in-Packages (SiPs) are provided, as are embodiments of a SiP. In one embodiment, the method includes producing a first package including a first molded package body having a sidewall. A first leadframe is embedded within the first molded package body and having a first leadframe lead exposed through the sidewall. In certain implementations, a semiconductor die may also be encapsulated within the first molded package body. A Surface Mount Device (SMD) is mounted to the sidewall of the first molded package body such that a first terminal of the SMD is in ohmic contact with the first leadframe lead exposed through the sidewall.Type: ApplicationFiled: December 30, 2015Publication date: April 21, 2016Applicant: FREESCALE SEMICONDUCTOR INC.Inventor: WENG F. YAP
-
Patent number: 9312206Abstract: A semiconductor package includes a semiconductor die having an active face and dielectric layers disposed on the active face of the semiconductor die. At least one opening is formed through the dielectric layers and extends from a non-bond pad area of the active face to an exterior surface of the dielectric layers. An electrically conductive layer is formed in the opening and is in physical contact with the active face of the semiconductor die. A thermally conductive material fills the opening to form a thermal via for dissipating heat away from the semiconductor die.Type: GrantFiled: March 4, 2014Date of Patent: April 12, 2016Assignee: FREESCALE SEMICONDUCTOR, INC.Inventors: Weng F. Yap, Scott M. Hayes