Abstract: Disclosed are a calculation method and an installation mechanism for compressor unit single meter alignment pad iron adjustment. The installation mechanism includes: a bracket and a connecting piece installed on the bracket; and an installation piece arranged on an end portion of the bracket. The bracket is provided with an installation box, the installation box is internally and rotatably provided with a rolling rod, the rolling rod is winded with a connecting rope, one end, away from the rolling rod, of the connecting rope is provided with a fixing piece, one end of the rolling rod extends to an outer side of the installation box and is connected with a cam, the cam is provided with a groove, the installation box is provided with a limiting piece, one side, towards the cam, of the limiting piece is provided with an open slot.

Abstract: A heating device of a clothes drying treatment device executes an on or off operation in a temperature interval. When the temperature in a drum reaches an upper limit value TDx of the temperature interval under an action of the heating device, the heating device is turned off and the heating device stops heating. The upper limit value TDx decreases as a number of off times x of the heating device increases. Accordingly, a higher initial off temperature is adopted for the heating device, the temperature in the drum rapidly increases to the drying temperature, a preheating time is shortened, and a certain coefficient is multiplied in following control parameters controlling on or off of the heating device. The coefficient is related to the number of on-off times, and the effect is achieved that the off temperature of the clothes dryer gradually decreases as the number of on-off times increases.

Abstract: A PETx polymer including a main backbone which is a first poly-L-lysine, and a side chain which is sequentially connected with a first polyethylene glycol and a second poly-L-lysine, where the second poly-L-lysine is saturately connected with a second polyethylene glycol and a third polyethylene glycol with no remaining amino groups, and the third polyethylene glycol is connected with a functional group at its end, where the first poly-L-lysine and the second poly-L-lysine have the same or different chain lengths, and the first polyethylene glycol, the second polyethylene glycol and the third polyethylene glycol have the same or different chain lengths. Preferably, the PETx polymer is PLL-g-{PEGk-PLL-g-[(PEGj-biological recognition group)y %(PEGi)1-y %]}x %, where i, j, k, m, and n are all integers greater than or equal to 1, j is not equal to i, and x and y are all greater than 0 and less than 100.

Abstract: A PETx polymer including a main backbone which is a first poly-L-lysine, and a side chain which is sequentially connected with a first polyethylene glycol and a second poly-L-lysine, where the second poly-L-lysine is saturately connected with a second polyethylene glycol and a third polyethylene glycol with no remaining amino groups, and the third polyethylene glycol is connected with a functional group at its end, where the first poly-L-lysine and the second poly-L-lysine have the same or different chain lengths, and the first polyethylene glycol, the second polyethylene glycol and the third polyethylene glycol have the same or different chain lengths. Preferably, the PETx polymer is PLL-g-{PEGk-PLL-g-[(PEGj-biological recognition group)y%(PEGi)1-y%]}x%, where i, j, k, m, and n are all integers greater than or equal to 1, j is not equal to i, and x and y are all greater than 0 and less than 100.

Abstract: A stabilized quadrature oscillator providing consistently high signal quality is disclosed. The stabilized quadrature oscillator includes an iterative quadrature oscillator and a quadrature signal stabilizer. The iterative quadrature oscillator generates an iterative cosine signal and an iterative sine signal using a stabilized cosine signal and a stabilized sine signal from the quadrature signal stabilizer. The quadrature signal stabilizer generates the stabilized cosine signal and the stabilized sine signal based on an energy measure of the iterative cosine signal and the iterative sine signal. Specifically, if the energy measure is less than a low threshold then the quadrature signal stabilizer generates the stabilized sine signal and the stabilized cosine signal to have a greater magnitude than the iterative sine signal and the iterative cosine signal, respectively.

Abstract: A stabilized quadrature oscillator providing consistently high signal quality is disclosed. The stabilized quadrature oscillator includes an iterative quadrature oscillator and a quadrature signal stabilizer. The iterative quadrature oscillator generates an iterative cosine signal and an iterative sine signal using a stabilized cosine signal and a stabilized sine signal from the quadrature signal stabilizer. The quadrature signal stabilizer generates the stabilized cosine signal and the stabilized sine signal based on an energy measure of the iterative cosine signal and the iterative sine signal. Specifically, if the energy measure is less than a low threshold then the quadrature signal stabilizer generates the stabilized sine signal and the stabilized cosine signal to have a greater magnitude than the iterative sine signal and the iterative cosine signal, respectively.

Abstract: A memory optimized system and method for data interleaving/de-interleaving are disclosed. A data interleaver/de-interleaver may be implemented with a memory device and an improved data interleaver/de-interleaver. The improved data interleaver/de-interleaver may be implemented with a controller, a first array, and a second array. The first array identifies a maximum depth value for each of a plurality of memory segments responsive to both a block data length and the desired interleaving/de-interleaving depth. The second array comprises an index associated with each of the plurality of memory segments that may be used to derive write and read addresses.

Abstract: A circuit and method that provides a one-step real time pointer for interleaving/deinterleaving that uses a single modulo operation is disclosed. The single modulo pointer of the present invention may be used to increase data throughput through a data interleaver/deinterleaver. A memory address pointer consistent with the present invention may be implemented with a multiplexer, an adder, a counter, and a modulo operator. A method for convolutional interleaving/deinterleaving is also disclosed.

Abstract: A resource optimized interleaving/deinterleaving system comprising a Reed-Solomon encoder, a Reed-Solomon decoder, a state machine, and a memory is disclosed. Reed-Solomon encoded fastpath data is stored in memory. A stream of interleaved data with predefined parameters S, the number of DMT symbols per each Reed-Solomon codeword, D, the interleaving depth, and N, the block length is written into system memory at an adaptable rate determined by the Reed-Solomon encoder. The previously stored Reed-Solomon encoded fastpath data is automatically reassembled and buffered with the interleaved data to form appropriate DMT transmission symbols. The DMT transmission symbols are then read out of the system memory at a rate determined by the next processing function, i.e., tone ordering. A method of using one Reed-Solomon encoder/decoder with the integrated interleaving/deinterleaving system to support dual single latency DMT systems is also disclosed.

Abstract: Disclosed is an RS decoder controller and method, the system comprising a codeword length register to indicate a number of symbols in a number of RS codewords to be decoded by the RS decoder, a error correction capability configuration register to indicate a number of error symbols that are corrected by the RS decoder, and a modulation scheme associated register to indicate a modulation scheme associated employed to generate the RS codewords. The RS decoder controller further includes a number of state machines to control the operation of a Galois field computation unit in the RS decoder.

Abstract: Disclosed is a configurable Galois field computation system and method, the system comprising a read bus and a write bus with a memory coupled therebetween. In addition, a logical circuit is coupled between the read and write busses, the logical circuit having a number of data calculation configurations that are established to generate an n symbol codeword from a number of symbols in a syndrome array. The logical circuit is placed in the various data calculation configurations in order to perform the various operations involved with Reed-Solomon decoding.

Abstract: Disclosed is a configurable Reed-Solomon (RS) decoder that comprises a parallel multiply accumulator having a data input to receive at least one RS codeword, the parallel multiply accumulator being configured to generate a syndrome array from the RS codeword. The configurable RS decoder also includes a Galois field computation unit coupled to the parallel multiply accumulator, and an RS decoder controller coupled to the parallel multiply accumulator and the Galois field computation unit, wherein the RS decoder controller controls the operation of the parallel multiply accumulator and the Galois field computation unit. The RS decoder may be configured for different numbers of symbols in the RS codewords, parity symbols in the RS codewords, and modulation types employed in creating the RS codewords.

Abstract: Disclosed is a configurable Reed-Solomon encoder and method. The configurable Reed-Solomon encoder comprises a multiplexed multiplier-accumulator, a parallel latch bank operatively coupled to the multiplexed multiplier-accumulator, a data/parity multiplexer coupled to the parallel latch bank, and an encoder controller operatively coupled to, and controlling the operation of, the multiplexed multiplier-accumulator, the parallel latch bank, and the data/parity multiplexer. The configurable Reed-Solomon encoder is preferably implemented in an application specific integrated circuit (ASIC), although it may be implemented in software executed by a high-speed digital signal processor, etc.