Patents by Inventor Werner Bux
Werner Bux has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9256527Abstract: The present idea provides a high read and write performance from/to a solid state memory device. The main memory of the controller is not blocked by a complete address mapping table covering the entire memory device. Instead such table is stored in the memory device itself, and only selected portions of address mapping information are buffered in the main memory in a read cache and a write cache. A separation of the read cache from the write cache enables an address mapping entry being evictable from the read cache without the need to update the related flash memory page storing such entry in the flash memory device. By this design, the read cache may advantageously be stored on a DRAM even without power down protection, while the write cache may preferably be implemented in nonvolatile or other fail-safe memory. This leads to a reduction of the overall provisioning of nonvolatile or fail-safe memory and to an improved scalability and performance.Type: GrantFiled: July 25, 2011Date of Patent: February 9, 2016Assignee: International Business Machines CorporationInventors: Werner Bux, Robert Haas, Xiao-Yu Hu, Roman Pletka
-
Patent number: 9244617Abstract: An apparatus and method for a memory controller for managing scheduling requests in a solid state memory device. The memory includes a set of units wherein a unit within the set of units is erasable as a whole by a unit reclaiming process resulting in a free unit available for writing data to. The memory controller further includes a first queue for queuing user requests for reading and/or writing data from/to the memory, and a second queue for queuing unit reclaiming requests for executing the unit reclaiming process. A scheduler is provided for selecting user requests from the first queue and unit reclaiming requests from the second queue for execution according to a defined ratio. The defined ratio is a variable ratio, is dependent on the current number of free units, and permits the memory controller to select requests from both the first queue and the second queue.Type: GrantFiled: June 2, 2015Date of Patent: January 26, 2016Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Werner Bux, Robert Haas, Xiao-Yu Hu, Ilias Iliadis, Roman Pletka
-
Publication number: 20150268861Abstract: An apparatus and method for a memory controller for managing scheduling requests in a solid state memory device. The memory includes a set of units wherein a unit within the set of units is erasable as a whole by a unit reclaiming process resulting in a free unit available for writing data to. The memory controller further includes a first queue for queuing user requests for reading and/or writing data from/to the memory, and a second queue for queuing unit reclaiming requests for executing the unit reclaiming process. A scheduler is provided for selecting user requests from the first queue and unit reclaiming requests from the second queue for execution according to a defined ratio. The defined ratio is a variable ratio, is dependent on the current number of free units, and permits the memory controller to select requests from both the first queue and the second queue.Type: ApplicationFiled: June 2, 2015Publication date: September 24, 2015Inventors: Werner Bux, Robert Haas, Xiao-Yu Hu, Ilias Iliadis, Roman Pletka
-
Patent number: 9075712Abstract: An apparatus and method for a memory controller for managing scheduling requests in a solid state memory device. The memory includes a set of units wherein a unit within the set of units is erasable as a whole by a unit reclaiming process resulting in a free unit available for writing data to. The memory controller further includes a first queue for queuing user requests for reading and/or writing data from/to the memory, and a second queue for queuing unit reclaiming requests for executing the unit reclaiming process. A scheduler is provided for selecting user requests from the first queue and unit reclaiming requests from the second queue for execution according to a defined ratio. The defined ratio is a variable ratio, is dependent on the current number of free units, and permits the memory controller to select requests from both the first queue and the second queue.Type: GrantFiled: November 29, 2012Date of Patent: July 7, 2015Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Werner Bux, Robert Haas, Xiao-Yu Hu, Ilias Iliadis, Roman Pletka
-
Patent number: 8799561Abstract: A method for garbage collection in a solid state drive (SSD) includes determining whether the SSD is idle by a garbage collection module of the SSD; based on determining that the SSD is idle, determining a victim block from a plurality of memory blocks of the SSD; determining a number of valid pages in the victim block; comparing the determined number of valid pages in the victim block to a valid page threshold; and based on the number of valid pages in the victim block being less than the valid page threshold, issuing a garbage collection request for the victim block.Type: GrantFiled: July 27, 2012Date of Patent: August 5, 2014Assignee: International Business Machines CorporationInventors: Werner Bux, Robert Haas, Xiao-Yu Hu, Ilias Iliadis
-
Publication number: 20140032817Abstract: A method for garbage collection in a solid state drive (SSD) includes determining whether the SSD is idle by a garbage collection module of the SSD; based on determining that the SSD is idle, determining a victim block from a plurality of memory blocks of the SSD; determining a number of valid pages in the victim block; comparing the determined number of valid pages in the victim block to a valid page threshold; and based on the number of valid pages in the victim block being less than the valid page threshold, issuing a garbage collection request for the victim block.Type: ApplicationFiled: July 27, 2012Publication date: January 30, 2014Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Werner Bux, Robert Haas, Xiao-Yu Hu, Ilias Iliadis
-
Publication number: 20130124794Abstract: The present idea provides a high read and write performance from/to a solid state memory device. The main memory of the controller is not blocked by a complete address mapping table covering the entire memory device. Instead such table is stored in the memory device itself, and only selected portions of address mapping information are buffered in the main memory in a read cache and a write cache. A separation of the read cache from the write cache enables an address mapping entry being evictable from the read cache without the need to update the related flash memory page storing such entry in the flash memory device. By this design, the read cache may advantageously be stored on a DRAM even without power down protection, while the write cache may preferably be implemented in nonvolatile or other fail-safe memory. This leads to a reduction of the overall provisioning of nonvolatile or fail-safe memory and to an improved scalability and performance.Type: ApplicationFiled: July 25, 2011Publication date: May 16, 2013Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Werner Bux, Robert Haas, Xiao-Yu Hu, Roman Pletka
-
Patent number: 4429405Abstract: In a ring communication system comprising several stations, access to the ring is granted to one station at a time by a circulating token indication. A method is provided guaranteeing a transmission opportunity for synchronous or circuit-switched data in periodic time intervals to authorized stations. A CS monitor station issues a frame header which is marked in a specific bit position to allow only authorized stations to transmit their synchronous data together with a distination address. In a first embodiment, a single frame comprises a plurality of slots each having a free/busy indication, a destination address field and a field for synchronous data, and each authorized station can occupy one such slot. In a second embodiment, a marked frame can be used by only one authorized station for transmitting synchronous data, but a new marked frame header is reissued until all authorized stations around the ring have transmitted synchronous data.Type: GrantFiled: December 1, 1981Date of Patent: January 31, 1984Assignee: International Business Machines Corp.Inventors: Werner Bux, Hans R. Mueller