Patents by Inventor Wilhelmus J. M. J. Josquin
Wilhelmus J. M. J. Josquin has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 5302536Abstract: A method of manufacturing a semiconductor device is set forth, in which a conductive layer (21) and a first insulating layer (22) are provided on a surface (2) of a semiconductor body (1). A conductor track (5) with an insulating top layer (6) is formed in these layers and the top layer (6) is formed in a first insulating layer (22) by means of a first etching treatment. Further, while masking with the top layer (6), the conductor track (5) is formed in the conductive layer (21) by means of a second etching treatment, after which the conductor track (5) is provided with a side edge insulation (7). The surface (2) and the conductor track (5) with its top layer (6) are covered by a second insulating layer (24), which is then subjected to a third anisotropic etching treatment until this layer (24) has been removed from the surface (2) and the top layer (6).Type: GrantFiled: November 16, 1990Date of Patent: April 12, 1994Assignee: U.S. Philips CorporationInventor: Wilhelmus J. M. J. Josquin
-
Patent number: 5258633Abstract: A semiconductor body (1) defines at least one active device. In the example shown in FIG. 1 complementary n channel and p channel IGFETs (10 and 20) are provided. An electrically conductive region, which may form the gate conductive region (101 and 102) of the insulated gates (11 and 21) of an IGFET, is provided on a first major surface (2) of the semiconductor body (1) and is encapsulated within a covering insulating region (300,400). An area (100a) of the electrically conductive region (101 and 102) contacts a relatively highly doped semiconductor region (50) provided adjacent the one major surface (2) and electrical contact is made to the electrically conductive region (101 and 102) via a conductive track (205) provided on the first major surface (2) and a conductive path provided by the relatively highly doped semiconductor region (50).Type: GrantFiled: June 18, 1991Date of Patent: November 2, 1993Assignee: U.S. Philips Corp.Inventor: Wilhelmus J. M. J. Josquin
-
Patent number: 5151382Abstract: A semiconductor body (1 ) is provided having a first region (4) of one conductivity type adjacent one major surface (2). An insulating layer (5) is formed on the one major surface and masking means (6,7) are used to form over first and second areas (20 and 21) of the one major surface (2) windows (8,9,10) in the insulating layer (5) through which impurities are introduced to form a relatively highly doped region (11) of the opposite conductivity type adjacent the first area (20) and a relatively lowly doped region (12) of the opposite conductivity type adjacent the second area (21). The surface (5a) of the insulating layer (5) is exposed prior to introducing impurities of the one conductivity type for forming a region (13) within the relatively lowly doped region (12) of the opposite conductivity type and with a dose sufficient to form the region (13) but not sufficient to overdope the relatively highly doped region (11) so avoiding the need to mask the first area (20) during this step.Type: GrantFiled: September 17, 1991Date of Patent: September 29, 1992Assignee: U.S. Philips Corp.Inventors: Wilhelmus J. M. J. Josquin, Wilhelmus C. M. Peters, Albertus T. M. Van De Goor
-
Patent number: 4997794Abstract: A semiconductor device comprising a buried phosphor glass layer (5) consisting of a subjacent thick electrically insulating layer (4), a phosphor glass layer (6) and an overlying thin covering layer (7). According to the invention, the thicker electrically insulating layer (4) is locally removed and the combination of phosphor glass layer 6 and covering layer 7 is used as a dielectric for a capacitor. The invention also relates to a method of manufacturing a capacitor with indicated dielectric.Type: GrantFiled: November 13, 1989Date of Patent: March 5, 1991Assignee: U.S. Philips CorporationInventors: Wilhelmus J. M. J. Josquin, Henderikus Lindeman
-
Patent number: 4988633Abstract: The collector region (20) of a bipolar transistor (T) and a first well region (3) for an insulated gate field effect transistor (IGFET) (P) are formed of one conductivity type at respective first and second device areas (10 and 12) of a semiconductor body (1a). After definition of an insulated gate (9), opposite conductivity type impurities are introduced to form source and drain regions (90 and 91) of the IGFET (P) and at the same time to dope a dopable layer (30) on the first device area (10) to form an opposite conductivity type doped layer (30) for forming an extrinsic base region (40). An insulating layer (50, 51) is then provided to cover the first and second device areas (10 and 12). Impurities for forming an intrinsic base region (41) and emitter region (80) of the bipolar transistor (T) are introduced through an opening (60, 61) in the insulating layer (50, 51) which also serves to mask the IGFET (P) from these impurities.Type: GrantFiled: June 6, 1990Date of Patent: January 29, 1991Assignee: U.S. Philips CorporationInventor: Wilhelmus J. M. J. Josquin
-
Patent number: 4897707Abstract: A semiconductor device comprising a buried phosphor glass layer (5) consisting of a subjacent thick electrically insulating layer (4), a phosphor glass layer (6) and an overlying thin covering layer (7). According to the invention, the thicker electrically insulating layer (4) is locally removed and the combination of phosphor glass layer 6 and covering layer 7 is used as a dielectric for a capacitor. The invention also relates to a method of manufacturing a capacitor with indicated dielectric.Type: GrantFiled: June 7, 1988Date of Patent: January 30, 1990Assignee: U.S. Philips CorporationInventors: Wilhelmus J. M. J. Josquin, Henderikus Lindeman
-
Patent number: 4859630Abstract: A method of manufacturing an integrated circuit is set forth comprising a field effect transistor having an insulated gate (35) and a further circuit element having a first (9) and a second electrode zone (14) of opposite conductivity types. Simultaneously with the gate (35) a conductive pattern (11) separated by an insulating layer (34) from the first electrode zone (9) is provided on the first electrode zone (9). This pattern (11) provides a pair of the edge of the doping opening (12) for the second electrode zone (14). A second insulating layer (16) is provided on the pattern (11) and is removed locally by anisotropic etching in such a manner that in the doping opening (12) edge portions (17) (16) are left. Subsequently, a conductive layer (22) for connection of the second electrode zone (14) is provided, which extends over the second insulating layer (16), over the pattern (11) and over the edge portions (17) (16 ) into the opening (12) of reduced size and on the second electrode zone (14).Type: GrantFiled: March 13, 1987Date of Patent: August 22, 1989Assignee: U.S. Philips CorporationInventor: Wilhelmus J. M. J. Josquin
-
Patent number: 4680619Abstract: Two (polycrystalline) silicon tracks located at a relative distance of the order of submicrons which contact the subjacent semiconductor body with a pn junction formed therein, are connected to each other via a metal silicide track. The resulting shortcircuiting of the pn junction does not influence the operation of the circuit, for example, a memory cell, realized in the semiconductor body. By providing the whole conductor pattern with an oxide layer in which a contact hole is formed at the area of the shortcircuit, the latter can then be provided in a self-aligning manner.Type: GrantFiled: August 31, 1984Date of Patent: July 14, 1987Assignee: U.S. Philips CorporationInventors: Jan Lohstroh, Wilhelmus J. M. J. Josquin
-
Patent number: 4533429Abstract: In a LOCOS process, depressions are formed in a semiconductor body, and are filled by means of oxidation. The bottom and side walls of the depressions are coated with a double layer including an oxide and an oxidation-resistant material. This double layer is removed from the bottom of the depression and under-etching below the sidewalls under the oxidation-resistant layer is carried out to form cavities. As a result the remaining portions of the oxidation-resistant material are lifted along the surfaces of the side walls. With oblique walls for the depression, a high accuracy as to the size of active semiconductor regions can then be obtained with respect to an original mask.Type: GrantFiled: September 23, 1983Date of Patent: August 6, 1985Assignee: U.S. Philips CorporationInventor: Wilhelmus J. M. J. Josquin
-
Patent number: 4514251Abstract: In a method of manufacturing a semiconductor device, ions are implanted into a layer of silicon nitride over a part of its surface, and the layer is then subjected to an etching treatment. According to the present invention, before the etching treatment takes place, but after the ion implantation, the layer is subjected to a heat treatment in which the implanted part of the layer obtains a higher resistance to etching than the non-implanted part. The heat treatment occurs at temperatures above 750.degree. C. Thus, a negative image of a patterned ion irradiation can be formed in the silicon nitride layer. As a result, the number of cases in which an etching or oxidation mask can be formed in a silicon nitride layer without using additional mask is considerably increased.Type: GrantFiled: March 30, 1984Date of Patent: April 30, 1985Assignee: U.S. Philips CorporationInventors: Alfred H. van Ommen, Henricus G. R. Maas, Johannes A. Appels, Wilhelmus J. M. J. Josquin