Patents by Inventor William C. Terrell
William C. Terrell has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7389399Abstract: A network interface for secure virtual interface data communication includes a doorbell circuit, a processor, memory, and a bridge circuit. The doorbell circuit responds to physical I/O addresses of the host that are mapped by a memory management unit by a registration process. An application program seeking to use a channel of a virtual interface must register the virtual address of host memory where data for communication is or will be stored and register the virtual address of a page of I/O addresses. Access to the doorbell functions and to the host memory via the memory management unit are therefore denied when the requesting process identifier does not successfully compare with the process identifier for the process that performed the registrations. A password may be stored in the network interface in association with a virtual interface (VI) channel identifier and stored in association with the virtual to physical map used for VI communication.Type: GrantFiled: March 1, 2005Date of Patent: June 17, 2008Assignee: QLOGIC, CorporationInventors: William C. Terrell, Tracy Edmonds, Wayland Jeong, Arvind Krishnan, Gordon Larimer
-
Patent number: 7362702Abstract: A router for use in a network includes a scalable architecture and performs methods for implementing quality of service on a logical unit behind a network port; and for implementing storage virtualization. The architecture includes a managing processor, a supervising processor; and a plurality of routing processors coupled to a fabric. The managing processor has an in-band link to a routing processor. A routing processor receives a frame from the network, determines by parsing the frame, the protocol and logical unit number, and routes the frame to a queue according to a traffic class associated with the logical unit number in routing information prepared for the processors. An arbitration scheme empties the queue in accordance with a deficit round robin technique. If a routing processor detects the frame's destination is a virtual entity, and so is part of a virtual transaction, the router conducts a nonvirtual transaction in concert with the virtual transaction.Type: GrantFiled: October 29, 2002Date of Patent: April 22, 2008Assignee: QLOGIC, CorporationInventors: William C. Terrell, Tracy Edmonds, Wayland Joeng, Eric Russell Peterson, Jean Kodama, Harun Muliadi, Norman Chan, Rexford Hill, Michael Nishimura, Stephen How
-
Patent number: 7292567Abstract: A router for use in a network includes a scalable architecture and performs methods for implementing quality of service on a logical unit behind a network port; and for implementing storage virtualization. The architecture includes a managing processor, a supervising processor; and a plurality of routing processors coupled to a fabric. The managing processor has an in-band link to a routing processor. A routing processor receives a frame from the network, determines by parsing the frame, the protocol and logical unit number, and routes the frame to a queue according to a traffic class associated with the logical unit number in routing information prepared for the processors. An arbitration scheme empties the queue in accordance with a deficit round robin technique. If a routing processor detects the frame's destination is a virtual entity, and so is part of a virtual transaction, the router conducts a nonvirtual transaction in concert with the virtual transaction.Type: GrantFiled: October 31, 2002Date of Patent: November 6, 2007Assignee: QLogic CorporationInventors: William C. Terrell, Tracy Edmonds, Wayland Joeng, Eric Russell Peterson, Jean Kodama, Harun Muliadi, Norman Chan, Rexford Hill, Michael Nishimura, Stephen How
-
Patent number: 7200144Abstract: A router for use in a network includes a scalable architecture and performs methods for implementing quality of service on a logical unit behind a network port; and for implementing storage virtualization. The architecture includes a managing processor, a supervising processor; and a plurality of routing processors coupled to a fabric. The managing processor has an in-band link to a routing processor. A routing processor receives a frame from the network, determines by parsing the frame, the protocol and logical unit number, and routes the frame to a queue according to a traffic class associated with the logical unit number in routing information prepared for the processors. An arbitration scheme empties the queue in accordance with a deficit round robin technique. If a routing processor detects the frame's destination is a virtual entity, and so is part of a virtual transaction, the router conducts a nonvirtual transaction in concert with the virtual transaction.Type: GrantFiled: October 18, 2001Date of Patent: April 3, 2007Assignee: Qlogic, Corp.Inventors: William C. Terrell, Tracy Edmonds, Wayland Joeng, Eric Russell Peterson, Jean Kodama, Harun Muliadi, Norman Chan, Rexford Hill, Michael Nishimura, Stephen How
-
Patent number: 6976174Abstract: A network interface for secure multiprotocol data communication includes a doorbell circuit, a processor, memory, and a bridge circuit. The doorbell circuit responds to physical I/O addresses of the host that are mapped by a memory management unit by a registration process. An application program seeking to use a multiprotocol channel must register the virtual address of host memory where data for communication is or will be stored and register the virtual address of a page of I/O addresses. Access to the doorbell functions and to the host memory via the memory management unit are therefore denied when the requesting process identifier does not successfully compare with the process identifier for the process that performed the registrations. A password may be stored in the network interface in association with a multiprotocol channel identifier and stored in association with the virtual to physical map used for communication.Type: GrantFiled: February 21, 2001Date of Patent: December 13, 2005Assignee: Troika Networks, Inc.Inventors: William C. Terrell, Tracy Edmonds, Wayland Jeong, Arvind Krishnan, Gordon Larimer
-
Patent number: 6883099Abstract: A network interface for secure virtual interface data communication includes a doorbell circuit, a processor, memory, and a bridge circuit. The doorbell circuit responds to physical I/O addresses of the host that are mapped by a memory management unit by a registration process. An application program seeking to use a channel of a virtual interface must register the virtual address of host memory where data for communication is or will be stored and register the virtual address of a page of I/O addresses. Access to the doorbell functions and to the host memory via the memory management unit are therefore denied when the requesting process identifier does not successfully compare with the process identifier for the process that performed the registrations. A password may be stored in the network interface in association with a virtual interface (VI) channel identifier and stored in association with the virtual to physical map used for VI communication.Type: GrantFiled: January 4, 2001Date of Patent: April 19, 2005Assignee: Troika Networks, Inc.Inventors: William C. Terrell, Tracy Edmonds, Wayland Jeong, Arvind Krishnan, Gordon Larimer
-
Publication number: 20030189936Abstract: A router for use in a network includes a scalable architecture and performs methods for implementing quality of service on a logical unit behind a network port; and for implementing storage virtualization. The architecture includes a managing processor, a supervising processor; and a plurality of routing processors coupled to a fabric. The managing processor has an in-band link to a routing processor. A routing processor receives a frame from the network, determines by parsing the frame, the protocol and logical unit number, and routes the frame to a queue according to a traffic class associated with the logical unit number in routing information prepared for the processors. An arbitration scheme empties the queue in accordance with a deficit round robin technique. If a routing processor detects the frame's destination is a virtual entity, and so is part of a virtual transaction, the router conducts a nonvirtual transaction in concert with the virtual transaction.Type: ApplicationFiled: October 31, 2002Publication date: October 9, 2003Inventors: William C. Terrell, Tracy Edmonds, Wayland Jeong, Eric Russell Peterson, Jean Kodama, Harun Muliadi, Norman Chan, Rexford Hill, Michael Nishimura, Stephen How
-
Publication number: 20030191857Abstract: A router for use in a network includes a scalable architecture and performs methods for implementing quality of service on a logical unit behind a network port; and for implementing storage virtualization. The architecture includes a managing processor, a supervising processor; and a plurality of routing processors coupled to a fabric. The managing processor has an in-band link to a routing processor. A routing processor receives a frame from the network, determines by parsing the frame, the protocol and logical unit number, and routes the frame to a queue according to a traffic class associated with the logical unit number in routing information prepared for the processors. An arbitration scheme empties the queue in accordance with a deficit round robin technique. If a routing processor detects the frame's destination is a virtual entity, and so is part of a virtual transaction, the router conducts a nonvirtual transaction in concert with the virtual transaction.Type: ApplicationFiled: October 30, 2002Publication date: October 9, 2003Inventors: William C. Terrell, Tracy Edmonds, Wayland Jeong, Eric Russell Peterson, Jean Kodama, Harun Muliadi, Norman Chan, Rexford Hill, Michael Nishimura, Stephen How
-
Publication number: 20030189930Abstract: A router for use in a network includes a scalable architecture and performs methods for implementing quality of service on a logical unit behind a network port; and for implementing storage virtualization. The architecture includes a managing processor, a supervising processor; and a plurality of routing processors coupled to a fabric. The managing processor has an in-band link to a routing processor. A routing processor receives a frame from the network, determines by parsing the frame, the protocol and logical unit number, and routes the frame to a queue according to a traffic class associated with the logical unit number in routing information prepared for the processors. An arbitration scheme empties the queue in accordance with a deficit round robin technique. If a routing processor detects the frame's destination is a virtual entity, and so is part of a virtual transaction, the router conducts a nonvirtual transaction in concert with the virtual transaction.Type: ApplicationFiled: October 29, 2002Publication date: October 9, 2003Inventors: William C. Terrell, Tracy Edmonds, Wayland Jeong, Eric Russell Peterson, Jean Kodama, Harun Muliadi, Norman Chan, Rexford Hill, Michael Nishimura, Stephen How
-
Publication number: 20020129272Abstract: A network interface for secure virtual interface data communication includes a doorbell circuit, a processor, memory, and a bridge circuit. The doorbell circuit responds to physical I/O addresses of the host that are mapped by a memory management unit by a registration process. An application program seeking to use a channel of a virtual interface must register the virtual address of host memory where data for communication is or will be stored and register the virtual address of a page of I/O addresses. Access to the doorbell functions and to the host memory via the memory management unit are therefore denied when the requesting process identifier does not successfully compare with the process identifier for the process that performed the registrations. A password may be stored in the network interface in association with a virtual interface (VI) channel identifier and stored in association with the virtual to physical map used for VI communication.Type: ApplicationFiled: January 4, 2001Publication date: September 12, 2002Inventors: William C. Terrell, Tracy Edmonds, Wayland Jeong, Arvind Krishnan, Gordon Larimer
-
Publication number: 20020124108Abstract: A network interface for secure multiprotocol data communication includes a doorbell circuit, a processor, memory, and a bridge circuit. The doorbell circuit responds to physical I/O addresses of the host that are mapped by a memory management unit by a registration process. An application program seeking to use a multiprotocol channel must register the virtual address of host memory where data for communication is or will be stored and register the virtual address of a page of I/O addresses. Access to the doorbell functions and to the host memory via the memory management unit are therefore denied when the requesting process identifier does not successfully compare with the process identifier for the process that performed the registrations. A password may be stored in the network interface in association with a multiprotocol channel identifier and stored in association with the virtual to physical map used for communication.Type: ApplicationFiled: February 21, 2001Publication date: September 5, 2002Inventors: William C. Terrell, Tracey Edmonds, Wayland Jeong, Arvind Krishnan, Gordon Larimer
-
Patent number: 5600266Abstract: An input buffer circuit is implemented in a compound semiconductor technology such as Gallium Arsenide and converts silicon semiconductor logic levels such as those produced by CMOS and TTL integrated circuits and converts them to logic levels compatible with circuits manufactured in compound semiconductor technology. The input buffer employs a balanced input circuit designed to produce an output voltage representing the switch-point of the compound semiconductor technology when the voltage received from a silicon semiconductor circuit equals the switch-point of the silicon semiconductor circuit. Otherwise, the output voltage of the input buffer is proportional to the difference between the voltage received from the silicon semiconductor circuit and the switch-point of the silicon semiconductor circuit. The balanced input circuit minimizes variations in its output voltage due to variations in power supply voltage, circuit temperature and process parameters.Type: GrantFiled: December 19, 1995Date of Patent: February 4, 1997Assignee: Vitesse Semiconductor CorporationInventors: William C. Terrell, Robert N. Deming, Russell S. Hinds
-
Patent number: 5298808Abstract: A method and apparatus for implementing silicon logic interface protocols in compound semiconductor technology converts the voltages corresponding to standard logic digital values to voltages appropriate to these digital values in compound semiconductor technology, and vice versa. In an input buffer circuit of the present invention, the voltage of the converted logic level depends only on the difference between the input standard voltage level and a reference voltage which corresponds to the threshold voltage of silicon logic so that the converted voltage is independent of device process, circuit temperature, and power supply output variations to first order. A source follower input is used so that the driving logic circuit need not source current to or sink current from the input buffer circuit so that fanout is not limited.Type: GrantFiled: January 23, 1992Date of Patent: March 29, 1994Assignee: Vitesse Semiconductor CorporationInventors: William C. Terrell, Robert N. Deming, Russell S. Hinds
-
Patent number: 5204559Abstract: A circuit for controlling clock skew has a plurality of delay elements placed in each of the clock output paths in a clock distribution circuit. The delay elements may be selectively switched into or out of each clock output path in order to adjust the delays of each clock output path so that the skew between clock outputs is minimized. The delay in each clock output path is determined by measuring the frequency of a ring oscillator created by connecting a feedback loop across the delay elements. The frequency of oscillation is measured as delay elements are switched into or out of each clock output path until the frequency reaches close to a target frequency.Type: GrantFiled: January 23, 1991Date of Patent: April 20, 1993Assignee: Vitesse Semiconductor CorporationInventors: Ira Deyhimy, Robert N. Deming, William C. Terrell, David W. Hedges
-
Patent number: 5153852Abstract: The speed and stability of a 4T static RAM cell (10) comprising cross-coupled inverters with two driver transistors (18, 20) and two pass-gate transistors (14,16) are improved by replacing the driver transistors with a modified driver element (33, 35), comprising at least two transistors (18, 18') having common gates and common sources and with a resistor (42) connecting the drains.Type: GrantFiled: December 3, 1990Date of Patent: October 6, 1992Assignee: Vitesse Semiconductor CorporationInventor: William C. Terrell
-
Patent number: 4995000Abstract: The speed and stability of a 4T static RAM cell (10) comprising cross-coupled inverters with two driver transistors, (18, 20) and two pass-gate transistors (14,16) are improved by replacing the driver transistors with a modified driver element (33, 35), comprising at least two transistors (18, 18') having common gates and common sources and with a resistor (42) connecting the drains.Type: GrantFiled: April 18, 1990Date of Patent: February 19, 1991Assignee: Vitesse Semiconductor CorporationInventor: William C. Terrell