Patents by Inventor William E. Jennings
William E. Jennings has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7380101Abstract: A processor complex architecture facilitates accurate passing of transient data among processor complex stages of a pipelined processing engine. The processor complex comprises a central processing unit (CPU) coupled to an instruction memory and a pair of context data memory structures via a memory manager circuit. The context memories store transient “context” data for processing by the CPU in accordance with instructions stored in the instruction memory. The architecture further comprises data mover circuitry that cooperates with the context memories and memory manager to provide a technique for efficiently passing data among the stages in a manner that maintains data coherency in the processing engine. An aspect of the architecture is the ability of the CPU to operate on the transient data substantially simultaneously with the passing of that data by the data mover.Type: GrantFiled: December 27, 2004Date of Patent: May 27, 2008Assignee: Cisco Technology, Inc.Inventors: Michael L. Wright, Darren Kerr, Kenneth Michael Key, William E. Jennings
-
Patent number: 7144739Abstract: A pressure-sealing, pressure-monitoring closure for non-invasively sealing a reaction vessel to a defined release pressure in microwave-assisted chemistry is disclosed. The closure includes a pressure-resistant, microwave-transparent reaction vessel, one portion of which defines a mouth, a flexible pressure-transmitting releasable cover assembly on the mouth of the vessel, a pressure transducer on the cover and external to the vessel for monitoring the pressure in the vessel as exerted against the flexible cover, and a clamp for urging the vessel, the cover and the transducer together under a defined force so that when the pressure in the vessel exceeds the defined force, the cover can flex and release the pressure from the vessel.Type: GrantFiled: November 26, 2002Date of Patent: December 5, 2006Assignee: CEM CorporationInventor: William E. Jennings
-
Patent number: 6836838Abstract: A processor complex architecture facilitates accurate passing of transient data among processor complex stages of a pipelined processing engine. The processor complex comprises a central processing unit (CPU) coupled to an instruction memory and a pair of context data memory structures via a memory manager circuit. The context memories store transient “context” data for processing by the CPU in accordance with instructions stored in the instruction memory. The architecture further comprises data mover circuitry that cooperates with the context memories and memory manager to provide a technique for efficiently passing data among the stages in a manner that maintains data coherency in the processing engine. An aspect of the architecture is the ability of the CPU to operate on the transient data substantially simultaneously with the passing of that data by the data mover.Type: GrantFiled: August 16, 2002Date of Patent: December 28, 2004Assignee: Cisco Technology, Inc.Inventors: Michael L. Wright, Darren Kerr, Kenneth Michael Key, William E. Jennings
-
Patent number: 6649889Abstract: An instrument is disclosed for microwave-assisted chemical processes that avoids tuning discrepancies that otherwise result based upon the materials being heated. The instrument includes a source of microwave radiation, a waveguide in communication with the source, with at least a portion of the waveguide forming a cylindrical arc, a cylindrical cavity immediately surrounded by the cylindrical arc portions of the waveguide, and at least three slotted openings in the circumference of the circular waveguide that provide microwave communication between the waveguide and the cavity.Type: GrantFiled: May 23, 2002Date of Patent: November 18, 2003Assignee: CEM CorporationInventor: William E. Jennings
-
Publication number: 20030089706Abstract: An instrument is disclosed for microwave-assisted chemical processes that avoids tuning discrepancies that otherwise result based upon the materials being heated. The instrument includes a source of microwave radiation, a waveguide in communication with the source, with at least a portion of the waveguide forming a cylindrical arc, a cylindrical cavity immediately surrounded by the cylindrical arc portions of the waveguide, and at least three slotted openings in the circumference of the circular waveguide that provide microwave communication between the waveguide and the cavity.Type: ApplicationFiled: December 13, 2002Publication date: May 15, 2003Applicant: CEM CorporationInventor: William E. Jennings
-
Patent number: 6513108Abstract: A programmable processing engine processes transient data within an intermediate network station of a computer network. The engine comprises an array of processing elements symmetrically arrayed as rows and columns, and embedded between input and output buffer units with a plurality of interfaces from the array to an external memory. The external memory stores non-transient data organized within data structures, such as forwarding and routing tables, for use in processing the transient data. Each processing element contains an instruction memory that allows programming of the array to process the transient data as processing element stages of baseline or extended pipelines operating in parallel.Type: GrantFiled: June 29, 1998Date of Patent: January 28, 2003Assignee: Cisco Technology, Inc.Inventors: Darren Kerr, Kenneth Michael Key, Michael L. Wright, William E. Jennings
-
Patent number: 6442669Abstract: A processor complex architecture facilitates accurate passing of transient data among processor complex stages of a pipelined processing engine. The processor complex comprises a central processing unit (CPU) coupled to an instruction memory and a pair of context data memory structures via a memory manager circuit. The context memories store transient “context” data for processing by the CPU in accordance with instructions stored in the instruction memory. The architecture further comprises data mover circuitry that cooperates with the context memories and memory manager to provide a technique for efficiently passing data among the stages in a manner that maintains data coherency in the processing engine. An aspect of the architecture is the ability of the CPU to operate on the transient data substantially simultaneously with the passing of that data by the data mover.Type: GrantFiled: November 30, 2000Date of Patent: August 27, 2002Assignee: Cisco Technology, Inc.Inventors: Michael L. Wright, Darren Kerr, Kenneth Michael Key, William E. Jennings
-
Patent number: 6272621Abstract: A synchronization and control system for an arrayed processing engine of an intermediate network station comprises sequencing circuitry that controls the processing engine. The processing engine generally includes a plurality of processing element stages arrayed as parallel pipelines. The control system further includes an input header buffer (IHB) and an output header buffer (OHB), the latter comprising circuitry for receiving current transient data processed by the pipelines and for decoding control signals to determine a destination for the processed data. One destination is a feedback path that couples the OHB to the IHB and returns the processed data to the IHB for immediate loading into an available pipeline.Type: GrantFiled: August 18, 2000Date of Patent: August 7, 2001Assignee: Cisco Technology, Inc.Inventors: Kenneth Michael Key, Michael L. Wright, Darren Kerr, William E. Jennings
-
Patent number: 6226771Abstract: An error detection generator calculates error detection data for insertion into encapsulated frames. The error detection generator is configured to calculate multiple error detection values and insert them into corresponding fields of the encapsulated frames. The error detection generator includes a controller, three cyclic redundancy check (CRC) engines and at least one multiplexer. Each CRC engine is selectively enabled by the controller to calculate a frame check sequence (FCS) value on a different portion of the frame. Downstream CRC engines also receive the outputs from the upstream CRC engines so that these earlier FCS values may be used during subsequent calculations. The outputs of the CRC engines are also inserted into the appropriate fields of the encapsulated frames by the multiplexer.Type: GrantFiled: December 14, 1998Date of Patent: May 1, 2001Assignee: Cisco Technology, Inc.Inventors: Stephen C. Hilla, James M. Edwards, Timothy F. Masterson, William E. Jennings
-
Publication number: 20010000046Abstract: A processor complex architecture facilitates accurate passing of transient data among processor complex stages of a pipelined processing engine. The processor complex comprises a central processing unit (CPU) coupled to an instruction memory and a pair of context data memory structures via a memory manager circuit. The context memories store transient “context” data for processing by the CPU in accordance with instructions stored in the instruction memory. The architecture further comprises data mover circuitry that cooperates with the context memories and memory manager to provide a technique for efficiently passing data among the stages in a manner that maintains data coherency in the processing engine. An aspect of the architecture is the ability of the CPU to operate on the transient data substantially simultaneously with the passing of that data by the data mover.Type: ApplicationFiled: November 30, 2000Publication date: March 15, 2001Inventors: Michael L. Wright, Darren Kerr, Kenneth Michael Key, William E. Jennings
-
Patent number: 6195739Abstract: A processor complex architecture facilitates accurate passing of transient data among processor complex stages of a pipelined processing engine. The processor complex comprises a central processing unit (CPU) coupled to an instruction memory and a pair of context data memory structures via a memory manager circuit. The context memories store transient “context” data for processing by the CPU in accordance with instructions stored in the instruction memory. The architecture further comprises data mover circuitry that cooperates with the context memories and memory manager to provide a technique for efficiently passing data among the stages in a manner that maintains data coherency in the processing engine. An aspect of the architecture is the ability of the CPU to operate on the transient data substantially simultaneously with the passing of that data by the data mover.Type: GrantFiled: June 29, 1998Date of Patent: February 27, 2001Assignee: Cisco Technology, Inc.Inventors: Michael L. Wright, Darren Kerr, Kenneth Michael Key, William E. Jennings
-
Patent number: 6182267Abstract: A system and method are provided that permit an accurate checksum to be generated of a block of data being transmitted via a prefetched bus, despite repeated transmissions of identical portions of the block and presentation of those identical to checksum logic simultaneously with their transmission by the bus, by ensuring that only those portions of the data block that have yet to be checksummed are checksummed.Type: GrantFiled: November 20, 1998Date of Patent: January 30, 2001Assignee: Cisco Technology, Inc.Inventors: Jeffrey W. Kidd, William E. Jennings
-
Patent number: 6173386Abstract: A parallel processor is provided that includes integrated debugging capabilities. The processor includes a pipelined processing engine, having an array of processing element complex stages, and input and output header buffers. A debug system is provided that, when triggered, may put some or all of the processing element complexes into a debug mode of operation. When a complex is in debug mode, examination of internal stages of the component circuits of the complex may occur, in order to facilitate debugging of software and hardware errors that may occur during operation of the processor.Type: GrantFiled: December 14, 1998Date of Patent: January 9, 2001Assignee: Cisco Technology, Inc.Inventors: Kenneth Michael Key, Michael L. Wright, Darren Kerr, William E. Jennings, Scott Nellenbach
-
Patent number: 6119215Abstract: A synchronization and control system for an arrayed processing engine of an intermediate network station comprises sequencing circuitry that controls the processing engine. The processing engine generally includes a plurality of processing element stages arrayed as parallel pipelines. The control system further includes an input header buffer (IHB) and an output header buffer (OHB), the latter comprising circuitry for receiving current transient data processed by the pipelines and for decoding control signals to determine a destination for the processed data. One destination is a feedback path that couples the OHB to the IHB and returns the processed data to the IHB for immediate loading into an available pipeline.Type: GrantFiled: June 29, 1998Date of Patent: September 12, 2000Assignee: Cisco Technology, Inc.Inventors: Kenneth Michael Key, Michael L. Wright, Darren Kerr, William E. Jennings
-
Patent number: 6101599Abstract: A system and technique facilitate fast context switching among processor complex stages of a pipelined processing engine. Each processor complex comprises a central processing unit (CPU) core having a plurality of internal context switchable registers that are connected to respective registers within CPU cores of the pipelined stages by a processor bus. The technique enables fast context switching by sharing the context switchable registers between upstream and downstream CPUs to, inter alia, force program counters into the downstream registers. In one aspect of the inventive technique, the system automatically reflects (shadows) the contents of an upstream CPU's context switchable registers at respective registers of a downstream CPU over the processor bus. In another aspect of the invention, the system redirects instruction execution by the downstream CPU to an appropriate routine based on processing performed by the upstream CPU.Type: GrantFiled: June 29, 1998Date of Patent: August 8, 2000Assignee: Cisco Technology, Inc.Inventors: Michael L. Wright, Kenneth Michael Key, Darren Kerr, William E. Jennings
-
Patent number: 5632021Abstract: A system including primary and secondary PCI (Peripheral Component Interconnect) buses which do not "livelock". The system includes two PCI to PCI bridges between the primary and secondary buses. One of the bridges is configured to only act as a target on the primary bus and as a master on the secondary bus, the second bridge is configured to only act as master on the primary bus and as a target on the secondary bus. The determination of which data path is chosen is not made by the bridges and thus the bridges do not bias the direction of transmissions to one bus or to the other bus.Type: GrantFiled: October 25, 1995Date of Patent: May 20, 1997Assignee: Cisco Systems Inc.Inventors: William E. Jennings, Roland G. Chan, John L. Wong
-
Patent number: 5490252Abstract: An internetworking system for exchanging packets of information between networks, the system comprising a network interface module for connecting a network to the system, receiving packets from the network in a native packet format used by the network and converting each received native packet to a packet having a generic format common to all networks connected to the system, and converting each of the generic packets to the native packet format for transmission to the network; a communication channel for carrying the generic packets to and from the network interface module, the channel having bandwidth; a first processing module for controlling dynamic allocation and deallocation of the channel bandwidth to the network connected to the system via the network interface module; and a second processing module for receiving all of the generic packets put on the channel by the network interface module, determining a destination network interface module for each of the generic packets on the channel, determining wType: GrantFiled: September 30, 1992Date of Patent: February 6, 1996Assignee: Bay Networks Group, Inc.Inventors: Mario Macera, William E. Jennings, Dennis Josifovich, George W. Kajos, John A. Mastroianni, Francis E. Neil, Victor Bennett, Frank J. Bruns, Gururaj Deshpande, Jeremy Greene