Patents by Inventor William W Bereza
William W Bereza has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9160405Abstract: Apparatus and methods are described for space-efficient, high-speed data communications for integrated circuits. Bandwidth is multiplied by using multiple individual wireline communications channels coupled to form a communications lane. The data receiver for a channel implements symbol-rate equalization and crosstalk filtering that is space efficient, allowing high-speed data communications to be added as an ancillary function to an IC.Type: GrantFiled: April 16, 2009Date of Patent: October 13, 2015Assignee: Altera CorporationInventors: Albert Vareljian, William W. Bereza, Rakesh H. Patel
-
Patent number: 9083365Abstract: An encoder is provided for converting thermometer code data with bubbles to binary format. An integrated circuit may have circuitry such as digital phase-locked loop circuitry. A thermometer code data word may be used as a control signal for the circuitry. It may be desirable to monitor the thermometer code data word for testing or for downstream processing by control logic on the integrated circuit. The encoder performs thermometer code to binary encoding without requiring that the thermometer code be error corrected to remove bubbles. A bubble detection circuit may be used to detect when the thermometer code data contains bubbles. The encoder may use carry look-ahead adders and pipeline stages.Type: GrantFiled: January 28, 2010Date of Patent: July 14, 2015Assignee: Altera CorporationInventors: Ping Xiao, William W. Bereza, Weiying Ding, Mohsen Moussavi
-
Patent number: 8654898Abstract: Incoming data at a high-speed serial receiver is digitized and then digital signal processing (DSP) techniques may be used to perform digital equalization. Such digital techniques may be used to correct various data anomalies. In particular, in a multi-channel system, where crosstalk may be of concern, knowledge of the characteristics of the other channels, or even the data on those channels, may allow crosstalk to be subtracted out. Knowledge of data channel geometries, particularly in the context of backplane transmissions, may allow echoes and reflections caused by connectors to be subtracted out. As data rates increase, fractional rate processing can be employed. For example, the analog-to-digital conversion can be performed at half-rate and then two DSPs can be used in parallel to maintain throughput at the higher initial clock rate. At even higher rates, quadrature techniques can allow analog-to-digital conversion at quarter-rate, with four DSPs used in parallel.Type: GrantFiled: May 8, 2008Date of Patent: February 18, 2014Assignee: Altera CorporationInventors: William W. Bereza, Albert Vareljian, Rakesh H. Patel
-
Patent number: 8212610Abstract: A digital loop filter includes a fine control circuit and a coarse control circuit. The fine control circuit adjusts a phase of a feedback clock signal by a first phase adjustment in response to a first phase error signal that indicates a sign of a phase error between a reference clock signal and the feedback clock signal. The coarse control circuit adjusts the phase of the feedback clock signal by a second phase adjustment in response to a second phase error signal. The second phase adjustment is larger than the first phase adjustment. The second phase error signal indicates a magnitude of a phase error between the reference clock signal and the feedback clock signal.Type: GrantFiled: November 17, 2008Date of Patent: July 3, 2012Assignee: Altera CorporationInventors: William W. Bereza, Mohsen Moussavi, Charles E. Berndt
-
Patent number: 8130044Abstract: Configurable phase-locked loop circuitry is provided. The phase-locked loop circuitry may include a buffer having a buffer output and a multiplexer having inputs and an output. The phase-locked loop circuitry may include multiple voltage-controlled oscillators. The phase-locked loop circuitry may be configured to switch a desired one of the voltage-controlled oscillators into use. Each voltage-controlled oscillator may be controlled by control signals applied to a control input for that voltage-controlled oscillator. The control input of each voltage-controlled oscillator may be connected to the buffer output. The output of each voltage-controlled oscillator may be connected to a respective one of the multiplexer inputs. Power-down transistors may be used to disable unused voltage-controlled oscillators to conserve power. The power-down transistors and the multiplexer may be controlled by signals from programmable elements.Type: GrantFiled: June 19, 2008Date of Patent: March 6, 2012Assignee: Altera CorporationInventors: William W. Bereza, Rakesh H. Patel
-
Patent number: 8125362Abstract: An integrated circuit (IC) includes a reference circuit. The reference circuit includes at least one controlled current source. The reference circuit further includes a sigma-delta modulator coupled to the at least one controlled current source.Type: GrantFiled: December 12, 2008Date of Patent: February 28, 2012Assignee: Altera CorporationInventor: William W. Bereza
-
Publication number: 20110309886Abstract: Oscillator circuitry is provided that is based on a ring of inverters. The ring of inverters may be single-ended or differential inverters. Digitally controlled adjustable load capacitors may be provided at inverter outputs to tune the oscillator circuitry. Each digitally controlled adjustable load capacitor may be formed from multiple varactors connected in parallel. Each varactor may have a control input that receives a digital control signal. The digitally controlled adjustable load capacitors in a given oscillator may be adjusted in unison to produce the same capacitance value for each capacitor or may be adjusted individually so that they produce different capacitance values. The inverters may include common-mode-gain reduction features such as series-connected current sources, series-connected resistors, and cross-coupled negative feedback transistors.Type: ApplicationFiled: September 1, 2011Publication date: December 22, 2011Inventors: Mohsen Moussavi, William W. Bereza
-
Patent number: 8031011Abstract: Oscillator circuitry is provided that is based on a ring of inverters. The ring of inverters may be single-ended or differential inverters. Digitally controlled adjustable load capacitors may be provided at inverter outputs to tune the oscillator circuitry. Each digitally controlled adjustable load capacitor may be formed from multiple varactors connected in parallel. Each varactor may have a control input that receives a digital control signal. The digitally controlled adjustable load capacitors in a given oscillator may be adjusted in unison to produce the same capacitance value for each capacitor or may be adjusted individually so that they produce different capacitance values. The inverters may include common-mode-gain reduction features such as series-connected current sources, series-connected resistors, and cross-coupled negative feedback transistors.Type: GrantFiled: June 27, 2008Date of Patent: October 4, 2011Assignee: Altera CorporationInventors: Mohsen Moussavi, William W. Bereza
-
Patent number: 7825527Abstract: A wirebond package configured to reduce wirebond return loss is presented. An integrated circuit of interest with rows of bonding pads is bonded to a surface of the wirebond package. The surface of wirebond package has columns of bonding pads, which are configured to transmit or receive signals, power, and ground to and/or from the wirebond package to the integrated circuit. Corresponding die pads on the integrated circuit and bonding pads of the wirebond package are coupled using conductive lines. The conductive lines carrying the active signal has coplanar adjacent ground lines on opposing sides of active signal line and the distance between active signal line and the coplanar adjacent ground lines is tapered.Type: GrantFiled: June 13, 2008Date of Patent: November 2, 2010Assignee: Altera CorporationInventors: William W. Bereza, Hong Shi
-
Patent number: 7812659Abstract: A programmable logic device (“PLD”) or the like has a plurality of data transmitter channels. Certain circuitry is shared by the channels. The shared circuitry includes at least one phase-locked loop (“PLL”) circuit for producing a primary clock signal, and global frequency divider circuitry for producing at least one global secondary clock signal based on the primary signal. The primary and global secondary signal(s) are distributed to the channels. Each of the channels includes local frequency divider circuitry for producing at least one local secondary clock signal based on the primary signal. Each channel also includes selection circuitry for selecting either the global or local secondary signal(s) for use by clock utilization circuitry of the channel. The clock utilization circuitry may include serializer circuitry for converting data from parallel to serial form.Type: GrantFiled: May 10, 2006Date of Patent: October 12, 2010Assignee: Altera CorporationInventors: Sergey Shumarayev, Rakesh H Patel, William W Bereza, Tim Tri Hoang, Thungoc Tran
-
Patent number: 7693691Abstract: Systems and methods for accurately and quickly simulating link performance of a transceiver operating with any given transmission medium are provided. Accurate and quick link simulations may be provided using a link simulation platform. The link simulation platform may simulate link performance using transceiver behavioral models (e.g., transmitter and receiver behavioral models) that incorporate silicon level parameters, which parameters enable the behavioral models to substantially emulate the actual behavior of the transceiver portions of the link.Type: GrantFiled: September 19, 2006Date of Patent: April 6, 2010Assignee: Altera CorporationInventors: Yuming Tao, William W. Bereza, Rakesh H. Patel, Tad Kwasniewski, Sergey Shumarayev, Shoujun Wang, Miao Li
-
Publication number: 20100073054Abstract: A digital loop filter includes a fine control circuit and a coarse control circuit. The fine control circuit adjusts a phase of a feedback clock signal by a first phase adjustment in response to a first phase error signal that indicates a sign of a phase error between a reference clock signal and the feedback clock signal. The coarse control circuit adjusts the phase of the feedback clock signal by a second phase adjustment in response to a second phase error signal. The second phase adjustment is larger than the first phase adjustment. The second phase error signal indicates a magnitude of a phase error between the reference clock signal and the feedback clock signal.Type: ApplicationFiled: November 17, 2008Publication date: March 25, 2010Applicant: Altera CorporationInventors: William W. Bereza, Mohsen Moussavi, Charles E. Berndt
-
Patent number: 7675440Abstract: An encoder is provided for converting thermometer code data with bubbles to binary format. An integrated circuit may have circuitry such as digital phase-locked loop circuitry. A thermometer code data word may be used as a control signal for the circuitry. It may be desirable to monitor the thermometer code data word for testing or for downstream processing by control logic on the integrated circuit. The encoder performs thermometer code to binary encoding without requiring that the thermometer code be error corrected to remove bubbles. A bubble detection circuit may be used to detect when the thermometer code data contains bubbles. The encoder may use carry look-ahead adders and pipeline stages.Type: GrantFiled: April 28, 2008Date of Patent: March 9, 2010Assignee: Altera CorporationInventors: Ping Xiao, William W. Bereza, Weiying Ding, Mohsen Moussavi
-
Patent number: 7656323Abstract: An all-digital serializer-de-serializer includes an all-digital clock multiplier unit (CMU) circuit, an all-digital clock and data recovery (CDR) circuit, a multiplexer (MUX), and a demultiplexer (DeMUX). The all-digital clock and data recovery (CDR) circuit couples to the all-digital clock multiplier unit (CMU) circuit. The multiplexer (MUX), couples to all-digital clock multiplier unit (CMU) circuit, and serializes data. The demultiplexer (DeMUX), couples to the all-digital clock and data recovery (CDR) circuit, and de-serializes data.Type: GrantFiled: May 12, 2008Date of Patent: February 2, 2010Assignee: Altera CorporationInventors: William W. Bereza, Tad Kwasniewski, Rakesh H. Patel
-
Publication number: 20090322435Abstract: Oscillator circuitry is provided that is based on a ring of inverters. The ring of inverters may be single-ended or differential inverters. Digitally controlled adjustable load capacitors may be provided at inverter outputs to tune the oscillator circuitry. Each digitally controlled adjustable load capacitor may be formed from multiple varactors connected in parallel. Each varactor may have a control input that receives a digital control signal. The digitally controlled adjustable load capacitors in a given oscillator may be adjusted in unison to produce the same capacitance value for each capacitor or may be adjusted individually so that they produce different capacitance values. The inverters may include common-mode-gain reduction features such as series-connected current sources, series-connected resistors, and cross-coupled negative feedback transistors.Type: ApplicationFiled: June 27, 2008Publication date: December 31, 2009Inventors: Mohsen Moussavi, William W. Bereza
-
Publication number: 20090315627Abstract: Configurable phase-locked loop circuitry is provided. The phase-locked loop circuitry may include a buffer having a buffer output and a multiplexer having inputs and an output. The phase-locked loop circuitry may include multiple voltage-controlled oscillators. The phase-locked loop circuitry may be configured to switch a desired one of the voltage-controlled oscillators into use. Each voltage-controlled oscillator may be controlled by control signals applied to a control input for that voltage-controlled oscillator. The control input of each voltage-controlled oscillator may be connected to the buffer output. The output of each voltage-controlled oscillator may be connected to a respective one of the multiplexer inputs. Power-down transistors may be used to disable unused voltage-controlled oscillators to conserve power. The power-down transistors and the multiplexer may be controlled by signals from programmable elements.Type: ApplicationFiled: June 19, 2008Publication date: December 24, 2009Inventors: William W. Bereza, Rakesh H. Patel
-
Publication number: 20090309240Abstract: A wirebond package configured to reduce wirebond return loss is presented. An integrated circuit of interest with rows of bonding pads is bonded to a surface of the wirebond package. The surface of wirebond package has columns of bonding pads, which are configured to transmit or receive signals, power, and ground to and/or from the wirebond package to the integrated circuit. Corresponding die pads on the integrated circuit and bonding pads of the wirebond package are coupled using conductive lines. The conductive lines carrying the active signal has coplanar adjacent ground lines on opposing sides of active signal line and the distance between active signal line and the coplanar adjacent ground lines is tapered.Type: ApplicationFiled: June 13, 2008Publication date: December 17, 2009Inventors: William W. Bereza, Hong Shi
-
Publication number: 20090279597Abstract: Incoming data at a high-speed serial receiver is digitized and then digital signal processing (DSP) techniques may be used to perform digital equalization. Such digital techniques may be used to correct various data anomalies. In particular, in a multi-channel system, where crosstalk may be of concern, knowledge of the characteristics of the other channels, or even the data on those channels, may allow crosstalk to be subtracted out. Knowledge of data channel geometries, particularly in the context of backplane transmissions, may allow echoes and reflections caused by connectors to be subtracted out. As data rates increase, fractional rate processing can be employed. For example, the analog-to-digital conversion can be performed at half-rate and then two DSPs can be used in parallel to maintain throughput at the higher initial clock rate. At even higher rates, quadrature techniques can allow analog-to-digital conversion at quarter-rate, with four DSPs used in parallel.Type: ApplicationFiled: May 8, 2008Publication date: November 12, 2009Applicant: Altera CorporationInventors: William W. Bereza, Albert Vareljian, Rakesh H. Patel
-
Publication number: 20080298476Abstract: An all-digital serializer-de-serializer includes an all-digital clock multiplier unit (CMU) circuit, an all-digital clock and data recovery (CDR) circuit, a multiplexer (MUX), and a demultiplexer (DeMUX). The all-digital clock and data recovery (CDR) circuit couples to the all-digital clock multiplier unit (CMU) circuit. The multiplexer (MUX), couples to all-digital clock multiplier unit (CMU) circuit, and serializes data. The demultiplexer (DeMUX), couples to the all-digital clock and data recovery (CDR) circuit, and de-serializes data.Type: ApplicationFiled: May 12, 2008Publication date: December 4, 2008Inventors: William W. Bereza, Tad Kwasniewski, Rakesh H. Patel
-
Publication number: 20080197906Abstract: A reference clock receiver structure according to the invention is provided. The structure preferably includes an input buffer that is formed from a PMOS differentiated pair of transistors and a first supply voltage. The PMOS differential pair receives a pair of differential inputs, and produces a pair of differential outputs. The structure also includes a level shifter that is coupled to receive the pair of differential outputs from the input buffer to provide gain to the pair of differential outputs to form a gained pair of differential outputs. The level shifter that includes a second supply voltage. The second supply voltage may have a smaller magnitude than the first supply voltage. Finally, the structure includes a CMOS buffer that is coupled to receive the gained pair of differential outputs. The CMOS buffer boosts the gained pair of differential outputs and converts the gained differential pair outputs into a single signal.Type: ApplicationFiled: January 23, 2008Publication date: August 21, 2008Applicant: Altera CorporationInventors: Haitao Mei, Shoujun Wang, William W. Bereza, Mirza M. Baig