Patents by Inventor Wim F. Cops
Wim F. Cops has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20220099716Abstract: A system and method for testing the bandwidth of an amplifier by forcing the amplifier into an oscillation with a feedback signal. The oscillation frequency reveals the amplifier bandwidth. The system comprises an amplifier an input and an output, the amplifier output providing an amplifier output signal. A feedback system is configured to receive the amplifier output signal, process an amplifier output signal to create a feedback signal, provide the feedback signal to the amplifier input. Also part of this system is a frequency divider having an input connected to the amplifier output. The frequency divider is configured to reduce the frequency of the amplifier output signal to create a reduced frequency signal and provide the reduced frequency signal to test equipment which is configured to measure the frequency of the reduced frequency signal.Type: ApplicationFiled: September 28, 2021Publication date: March 31, 2022Inventors: Jonathan Ugolini, Wim F. Cops
-
Patent number: 9729157Abstract: A variable phase generator is disclosed that includes a delay line with an input, and output, and a delay lone control signal input. A signal on the delay line output has a phase offset relative to the delay line input signal such that the phase offset is controlled by a digital offset signal. A phase detector process the input signal and the output signal to generate a phase detector output signal. A charge pump, responsive to the phase detector output signal, generates a charge pump output. A digital to analog converter receives and converts the digital offset signal to an analog offset signal. A control node is connected to the delay line control input, the charge pump, and the digital to analog converter, and is configured to receive and combine the charge pump output and the analog offset signal to create the delay line control signal.Type: GrantFiled: February 13, 2015Date of Patent: August 8, 2017Assignee: MACOM Technology Solutions Holdings, Inc.Inventor: Wim F. Cops
-
Patent number: 9450788Abstract: A system and method for calculating optimal equalizer coefficients during an initialization phase is disclosed. An equalizer system for processing a received signal at a communications receiver comprises several equalizers and adaptation modules. A first equalizer is configured to receive and process a received signal to create a first equalizer output. The first equalizer is active during an initialization phase and active during an operational phase. A second equalizer is configured to receive and process the first equalizer output to create a second equalizer output. The second equalizer is active during an initialization phase and aids in the generation of the first equalizer coefficients, and inactive during an operation phase. A third equalizer is configured to receive and process the first equalizer output to create a third equalizer output such that the third equalizer is inactive during an initialization phase and active during an operation phase.Type: GrantFiled: May 7, 2015Date of Patent: September 20, 2016Assignee: MACOM Technology Solutions Holdings, Inc.Inventors: Wim F. Cops, Atul K. Gupta
-
Publication number: 20160241250Abstract: A variable phase generator is disclosed that includes a delay line with an input, and output, and a delay lone control signal input. A signal on the delay line output has a phase offset relative to the delay line input signal such that the phase offset is controlled by a digital offset signal. A phase detector process the input signal and the output signal to generate a phase detector output signal. A charge pump, responsive to the phase detector output signal, generates a charge pump output. A digital to analog converter receives and converts the digital offset signal to an analog offset signal. A control node is connected to the delay line control input, the charge pump, and the digital to analog converter, and is configured to receive and combine the charge pump output and the analog offset signal to create the delay line control signal.Type: ApplicationFiled: February 13, 2015Publication date: August 18, 2016Inventor: Wim F. Cops
-
Patent number: 8064509Abstract: Various systems and methods are provided for adaptive equalization. The adaptive equalization is performed on a data signal received from a channel in a receiver. The data signal is equalized using an equalizer in the receiver, thereby generating an equalized data signal. During equalization, an equalization setting of the equalizer is adapted based upon an overshoot of the equalized data signal at a data transition.Type: GrantFiled: November 12, 2004Date of Patent: November 22, 2011Assignee: Mindspeed Technologies, Inc.Inventors: Wim F. Cops, Raed Moughabghab
-
Patent number: 7859297Abstract: Disclosed in various embodiments are a circuit and method for driving a signal. In one embodiment, the circuit includes a passive impedance conversion network and at least two signal drivers coupled to the passive impedance conversion network. Each of the signal drivers includes a signal input coupled to a common signal input node.Type: GrantFiled: January 27, 2009Date of Patent: December 28, 2010Assignee: Mindspeed Technologies, Inc.Inventor: Wim F. Cops
-
Patent number: 7813381Abstract: Various systems and methods for automatic data rate detection are provided. In one embodiment, a system is provided that includes a clock and data recovery circuit embodied in a first integrated circuit, the clock and data recovery circuit being configured to re-clock a data stream. The system also includes an automatic rate detection system embodied in a second integrated circuit, where the first integrated circuit is in data communication with the second integrated circuit. Also, the automatic rate detection system is configured to determine a data rate of the data stream upon identifying a transition in the data rate of the data stream based upon the state of the at least one status flag received from the clock and data recovery circuit.Type: GrantFiled: May 7, 2004Date of Patent: October 12, 2010Assignee: Mindspeed Technologies, Inc.Inventors: Charles E. Chang, Wim F. Cops, Brian Hostetter
-
Patent number: 7499648Abstract: A method and apparatus for signal amplification and decision device operation on a signal which has a magnitude, peak value, or other average power that varies over time. In general, a peak detector detects the peak value of a received signal and responsive to the peak value, selectively enables a decision device when the signal is amplified to increase decision device accuracy. The decision may occur before the amplification forces the signal into saturation. Multi-stage amplification in combination with controlled switching or multiplexing may be utilized to selectively amplify the signal and selectively initiate decision device operation. The peak detector value may also control signal amplification levels in a multi-stage amplifier. Responsive to the peak value, a switch, which receives as its input the output from one or more amplifier stages, may be controlled to output the signal after a desired amount of amplification.Type: GrantFiled: September 27, 2004Date of Patent: March 3, 2009Assignee: Mindspeed Technologies, Inc.Inventors: Daniel S. Draper, Charles E. Chang, Wim F. Cops
-
Patent number: 6996644Abstract: Multiple ICs communicate with a controller through a shared bus. The ICs are also joined to an output of the controller in a daisy chain configuration. Each IC includes an input for receiving a signal on a link of the daisy chain and an output for providing a signal on a link of the daisy chain. The daisy chain links are used for address initialization. Thus only one controller pin and two IC pins are required for address initialization. The daisy chain links may be used for distributing address data, or may be used for distributing an enable signal that allows an IC to store address data provided on the shared bus.Type: GrantFiled: June 6, 2001Date of Patent: February 7, 2006Assignee: Conexant Systems, Inc.Inventors: Daniel Schoch, Wim F Cops, Naser Adas
-
Publication number: 20020188781Abstract: Multiple ICs communicate with a controller through a shared bus. The ICs are also joined to an output of the controller in a daisy chain configuration. Each IC includes an input for receiving a signal on a link of the daisy chain and an output for providing a signal on a link of the daisy chain. The daisy chain links are used for address initialization. Thus only one controller pin and two IC pins are required for address initialization. The daisy chain links may be used for distributing address data, or may be used for distributing an enable signal that allows an IC to store address data provided on the shared bus.Type: ApplicationFiled: June 6, 2001Publication date: December 12, 2002Inventors: Daniel Schoch, Wim F. Cops, Naser Adas
-
Patent number: 6307408Abstract: Various exemplary aspects of the present invention provide methods and apparatus for powering down the line driver to a state that reduces power dissipation without affecting the overall impedance of the line driver. More particularly, a power down state for line drivers and the like is suitably provided that saves power when no transmission is required. The power down mode suitably provides line termination for received data. According to various aspects of an exemplary embodiment, output devices are configured at power down such that a low impedance is maintained.Type: GrantFiled: April 5, 2000Date of Patent: October 23, 2001Assignee: Conexant Systems, Inc.Inventors: Daryash “Danny” Shamlou, Wim F. Cops, Cristiano Bazzani