Patents by Inventor Won Sic Woo
Won Sic Woo has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20130049222Abstract: A method of manufacturing a semiconductor device includes forming select lines extending in a second direction crossing a first direction on a semiconductor substrate, wherein the semiconductor substrate has active regions separated by an isolation layer and extending in the first direction, forming junctions by implanting first impurities into the active regions, respectively, between the select lines and forming a plurality of oxide layers filled between the select lines, forming contact holes exposing the junctions by etching at least one of the plurality of oxide layers, forming junction extensions by implanting second impurities into the active regions of the semiconductor substrate exposed due to loss of the isolation layer while the contact holes are formed, and forming contact plugs for filling the contact holes.Type: ApplicationFiled: August 3, 2012Publication date: February 28, 2013Inventor: Won Sic WOO
-
Patent number: 8163614Abstract: A method for fabricating a NAND type flash memory device includes defining a select transistor region and a memory cell region in a semiconductor substrate, forming a tunnel insulating layer, a floating gate conductive layer, and a dielectric layer over a semiconductor substrate, etching the dielectric layer, thereby forming an opening exposing the floating gate conductive layer, forming a low resistance layer in the opening, forming a control gate conductive layer over the semiconductor substrate, and etching the control gate conductive layer, the dielectric layer, the floating gate conductive layer, and the tunnel insulating layer to form gate stacks of memory cells and source/drain select transistors.Type: GrantFiled: November 30, 2010Date of Patent: April 24, 2012Assignee: Hynix Semiconductor Inc.Inventors: Nam-Kyeong Kim, Won Sic Woo
-
Patent number: 8105946Abstract: A method of forming the conductive lines of a semiconductor memory device comprises forming a first polysilicon layer over an underlying layer, forming first polysilicon patterns by patterning the first polysilicon layer, filling the space between the first polysilicon patterns with an insulating layer, etching a top portion of the first polysilicon patterns to form recess regions, forming spacers on the sidewalls of the recess regions, filling the recess regions with a second polysilicon layer to form second polysilicon patterns, and performing a metal silicidation process to convert the second polysilicon patterns to metal silicide patterns.Type: GrantFiled: December 17, 2010Date of Patent: January 31, 2012Assignee: Hynix Semiconductor Inc.Inventor: Won Sic Woo
-
Publication number: 20120009770Abstract: A method of forming the conductive lines of a semiconductor memory device comprises forming a first polysilicon layer over an underlying layer, forming first polysilicon patterns by patterning the first polysilicon layer, filling the space between the first polysilicon patterns with an insulating layer, etching a top portion of the first polysilicon patterns to form recess regions, forming spacers on the sidewalls of the recess regions, filling the recess regions with a second polysilicon layer to form second polysilicon patterns, and performing a metal silicidation process to convert the second polysilicon patterns to metal silicide patterns.Type: ApplicationFiled: December 17, 2010Publication date: January 12, 2012Applicant: HYNIX SEMICONDUCTOR INC.Inventor: Won Sic Woo
-
Publication number: 20110204430Abstract: A nonvolatile memory device and a method of fabricating the same is provided to prevent charges stored in a charge trap layer from moving to neighboring memory cells. The method of fabricating a nonvolatile memory device, includes forming a first dielectric layer on a semiconductor substrate in which active regions are defined by isolation layers, forming a charge trap layer on the first dielectric layer, removing the first dielectric layer and the charge trap layer over the isolation layers, forming a second dielectric layer on the isolation layers including the charge trap layer, and forming a conductive layer on the second dielectric layer.Type: ApplicationFiled: April 29, 2011Publication date: August 25, 2011Applicant: HYNIX SEMICONDUCTOR INC.Inventors: Se Jun KIM, Eun Seok CHOI, Kyoung Hwan PARK, Hyun Seung YOO, Myung Shik LEE, Young Ok HONG, Jung Ryul AHN, Yong Top KIM, Kyung Pil HWANG, Won Sic WOO, Jae Young PARK, Ki Hong LEE, Ki Seon PARK, Moon Sig JOO
-
Patent number: 7955960Abstract: A nonvolatile memory device and a method of fabricating the same is provided to prevent charges stored in a charge trap layer from moving to neighboring memory cells. The method of fabricating a nonvolatile memory device, includes forming a first dielectric layer on a semiconductor substrate in which active regions are defined by isolation layers, forming a charge trap layer on the first dielectric layer, removing the first dielectric layer and the charge trap layer over the isolation layers, forming a second dielectric layer on the isolation layers including the charge trap layer, and forming a conductive layer on the second dielectric layer.Type: GrantFiled: March 21, 2008Date of Patent: June 7, 2011Assignee: Hynix Semiconductor Inc.Inventors: Se Jun Kim, Eun Seok Choi, Kyoung Hwan Park, Hyun Seung Yoo, Myung Shik Lee, Young Ok Hong, Jung Ryul Ahn, Yong Top Kim, Kyung Pil Hwang, Won Sic Woo, Jae Young Park, Ki Hong Lee, Ki Seon Park, Moon Sig Joo
-
Publication number: 20110070706Abstract: A method for fabricating a NAND type flash memory device includes defining a select transistor region and a memory cell region in a semiconductor substrate, forming a tunnel insulating layer, a floating gate conductive layer, and a dielectric layer over a semiconductor substrate, etching the dielectric layer, thereby forming an opening exposing the floating gate conductive layer, forming a low resistance layer in the opening, forming a control gate conductive layer over the semiconductor substrate, and etching the control gate conductive layer, the dielectric layer, the floating gate conductive layer, and the tunnel insulating layer to form gate stacks of memory cells and source/drain select transistors.Type: ApplicationFiled: November 30, 2010Publication date: March 24, 2011Applicant: HYNIX SEMICONDUCTOR INC.Inventors: Nam-Kyeong Kim, Won Sic Woo
-
Patent number: 7863671Abstract: A method for fabricating a NAND type flash memory device includes defining a select transistor region and a memory cell region in a semiconductor substrate, forming a tunnel insulating layer, a floating gate conductive layer, and a dielectric layer over a semiconductor substrate, etching the dielectric layer, thereby forming an opening exposing the floating gate conductive layer, forming a low resistance layer in the opening, forming a control gate conductive layer over the semiconductor substrate, and etching the control gate conductive layer, the dielectric layer, the floating gate conductive layer, and the tunnel insulating layer to form gate stacks of memory cells and source/drain select transistors.Type: GrantFiled: June 28, 2007Date of Patent: January 4, 2011Assignee: Hynix Semiconductor Inc.Inventors: Nam-Kyeong Kim, Won Sic Woo
-
Patent number: 7715233Abstract: A non-volatile memory device is provided. In an aspect, the non-volatile memory device includes two or more common source lines that are included in one memory cell block in order to distribute the current that could have been concentrated on one common source line. As a result, the bouncing phenomenon generated by the nose of the source line can be reduced. That is, at the time of a verifying operation performed during a program operation, the current concentrated on a common source line can be distributed and, therefore, the occurrence of under-programmed cells can be prevented.Type: GrantFiled: March 7, 2008Date of Patent: May 11, 2010Assignee: Hynix Semiconductor Inc.Inventors: Kyung Pil Hwang, Won Sic Woo
-
Patent number: 7715238Abstract: An operation of a non-volatile memory device. A method of operating a non-volatile memory device in accordance with an aspect of the present invention, a first program operation is performed by applying a first program voltage to word lines of memory cells, constituting a memory block. As a result of the first program operation, threshold voltages of the memory cells are firstly measured. A second program operation is performed using a second program voltage, which is increased as much as a difference between a first threshold voltage, that is, a lowest voltage level of the firstly measured threshold voltages and a second threshold voltage, that is, an intermediate voltage level of the firstly measured threshold voltages. The second program operation is repeatedly performed by increasing the second program voltage as much as the difference between the first and second threshold voltages until the lowest threshold voltage becomes higher than a program verify voltage.Type: GrantFiled: June 26, 2008Date of Patent: May 11, 2010Assignee: Hynix Semiconductor Inc.Inventors: Hee Youl Lee, Won Sic Woo
-
Publication number: 20090168510Abstract: The present invention relates to an operation of a non-volatile memory device. According to a method of operating a non-volatile memory device in accordance with an aspect of the present invention, a first program operation is performed by applying a first program voltage to word lines of memory cells, constituting a memory block. As a result of the first program operation, threshold voltages of the memory cells are firstly measured. A second program operation is performed using a second program voltage, which is increased as much as a difference between a first threshold voltage, that is, a lowest voltage level of the firstly measured threshold voltages and a second threshold voltage, that is, an intermediate voltage level of the firstly measured threshold voltages.Type: ApplicationFiled: June 26, 2008Publication date: July 2, 2009Applicant: HYNIX SEMICONDUCTOR INC.Inventors: Hee Youl Lee, Won Sic Woo
-
Publication number: 20090003072Abstract: A non-volatile memory device is provided. In an aspect, the non-volatile memory device includes two or more common source lines that are included in one memory cell block in order to distribute the current that could have been concentrated on one common source line. As a result, the bouncing phenomenon generated by the nose of the source line can be reduced. That is, at the time of a verifying operation performed during a program operation, the current concentrated on a common source line can be distributed and, therefore, the occurrence of under-programmed cells can be prevented.Type: ApplicationFiled: March 7, 2008Publication date: January 1, 2009Applicant: Hynix Semiconductor Inc.Inventors: Kyung Pil Hwang, Won Sic Woo
-
Publication number: 20080230830Abstract: A nonvolatile memory device and a method of fabricating the same is provided to prevent charges stored in a charge trap layer from moving to neighboring memory cells. The method of fabricating a nonvolatile memory device, includes forming a first dielectric layer on a semiconductor substrate in which active regions are defined by isolation layers, forming a charge trap layer on the first dielectric layer, removing the first dielectric layer and the charge trap layer over the isolation layers, forming a second dielectric layer on the isolation layers including the charge trap layer, and forming a conductive layer on the second dielectric layer.Type: ApplicationFiled: March 21, 2008Publication date: September 25, 2008Applicant: HYNIX SEMICONDUCTOR INC.Inventors: Se Jun KIM, Eun Seok CHOI, Kyoung Hwan PARK, Hyun Seung YOO, Myung Shik LEE, Young Ok HONG, Jung Ryul AHN, Yong Top KIM, Kyung Pil HWANG, Won Sic WOO, Jae Young PARK, Ki Hong LEE, Ki Seon PARK, Moon Sig JOO
-
Publication number: 20080106942Abstract: A method for fabricating a NAND type flash memory device includes defining a select transistor region and a memory cell region in a semiconductor substrate, forming a tunnel insulating layer, a floating gate conductive layer, and a dielectric layer over a semiconductor substrate, etching the dielectric layer, thereby forming an opening exposing the floating gate conductive layer, forming a low resistance layer in the opening, forming a control gate conductive layer over the semiconductor substrate, and etching the control gate conductive layer, the dielectric layer, the floating gate conductive layer, and the tunnel insulating layer to form gate stacks of memory cells and source/drain select transistors.Type: ApplicationFiled: June 28, 2007Publication date: May 8, 2008Applicant: HYNIX SEMICONDUCTOR INC.Inventors: Nam-Kyeong Kim, Won Sic Woo
-
Patent number: 7064370Abstract: The present invention relates to a method of manufacturing a semiconductor device.Type: GrantFiled: July 2, 2004Date of Patent: June 20, 2006Assignee: Hynix Semiconductor Inc.Inventor: Won Sic Woo
-
Publication number: 20040266091Abstract: The present invention relates to a method of manufacturing a semiconductor device.Type: ApplicationFiled: July 2, 2004Publication date: December 30, 2004Applicant: Hynix Semiconductor Inc.Inventor: Won Sic Woo
-
Patent number: 6830969Abstract: The present invention relates to a method of manufacturing a semiconductor device.Type: GrantFiled: December 18, 2002Date of Patent: December 14, 2004Assignee: Hynix Semiconductor INCInventor: Won Sic Woo
-
Patent number: 6790729Abstract: The present invention relates to a method of manufacturing a NAND flash memory device. Drain select transistors, source select transistors and memory cells are formed in a cell region. After forming peri-transistors in a peripheral circuit region, a metal contact process for electrically connecting them is performed. Upon the metal contact process, the common source line connecting a source region of each of the source select transistors is formed, by patterning the interlayer insulating film to expose the source regions, removing the isolation films between respective source regions to form a common source line contact hole, forming an ion implantation region in the semiconductor substrate at the bottom of the common source line contact hole by means of an ion implantation process, forming a conductive layer so that the common source line contact hole is filled, and blanket-etching the interlayer insulating film as well as the conductive layer by a given thickness.Type: GrantFiled: November 24, 2003Date of Patent: September 14, 2004Assignee: Hynix Semiconductor Inc.Inventor: Won Sic Woo
-
Publication number: 20040014289Abstract: The present invention relates to a method of manufacturing a semiconductor device.Type: ApplicationFiled: December 18, 2002Publication date: January 22, 2004Applicant: Hynix Semiconductor Inc.Inventor: Won Sic Woo