Patents by Inventor Xiu LI
Xiu LI has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240161798Abstract: A device includes a memory array, bit line pairs, word lines, a modulation circuit and a control signal generator. The memory array has bit cells arranged in rows and columns. Each bit line pair is connected to a respective column of bit cells. Each word line is connected to a respective row of bit cells. The modulation circuit is coupled with at least one bit line pair. The control signal generator is coupled with the modulation circuit. The control signal generator includes a tracking wiring with a tracking length positively correlated with a depth distance of the word lines. The control signal generator is configured to produce a control signal, switching to a first voltage level for a first time duration in reference with the tracking length, for controlling the modulation circuit. A method of controlling aforesaid device is also disclosed.Type: ApplicationFiled: January 25, 2024Publication date: May 16, 2024Applicants: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD., TSMC NANJING COMPANY LIMITED, TSMC CHINA COMPANY LIMITEDInventors: Xiu-Li YANG, He-Zhou WAN, Mu-Yang YE, Lu-Ping KONG, Ming-Hung CHANG
-
Publication number: 20240158206Abstract: An elevator car door locking device and elevator equipment. The car door locking device includes a vane base provided with a first and a second rotation center; a vane assembly provided with a clamping vane or an expanding vane; and a vane drive assembly having a driving member, a transmission member, an unlocking member and a car door locking hook. The driving member, the transmission member and the vane assembly are hinged to the first rotation center, the car door locking hook is hinged to the second rotation center, the transmission member is hinged with the vane assembly through a connecting shaft, and the unlocking member is hinged to a third rotation center on the driving member and is provided with a limiting part for limiting the connecting shaft.Type: ApplicationFiled: July 27, 2023Publication date: May 16, 2024Inventors: Chong Chen, Haiping Pan, Xiu Jian, Haiyun Qian, Qiguo Li, Zhijia Zheng, Yi Shi
-
Publication number: 20240154255Abstract: A battery connection module is provided. The battery connection module is adapted to connect a plurality of batteries, the battery connection module includes a plurality of busbars and a single layer wiring flexible circuit board. The plurality of busbars are used to connect a plurality of batteries in series. The single layer wiring flexible circuit board has multiple connector connecting points positioned to a front end portion thereof and a multiple traces, front ends of the multiple traces are respectively connected to the multiple connector connecting points, and rear end connecting points of some of the multiple traces are electrically and mechanically connected to the plurality of busbars, the multiple traces includes at least one rounding trace and at least one rounded trace, the rounding trace rounds the rear end connecting point of the rounded trace so as to round from one side of the at least one rounded trace to the other side of the at least one rounded trace.Type: ApplicationFiled: January 15, 2024Publication date: May 9, 2024Inventors: Yong Lin, Shang-Xiu Zeng, Kian-Heng Lim, Yun-Jin Li
-
Patent number: 11923041Abstract: A device includes a memory array, bit line pairs, word lines, a modulation circuit and a control signal generator. The memory array has bit cells arranged in rows and columns. Each bit line pair is connected to a respective column of bit cells. Each word line is connected to a respective row of bit cells. The modulation circuit is coupled with at least one bit line pair. The control signal generator is coupled with the modulation circuit. The control signal generator includes a tracking wiring with a tracking length positively correlated with a depth distance of the word lines. The control signal generator is configured to produce a control signal, switching to a first voltage level for a first time duration in reference with the tracking length, for controlling the modulation circuit. A method of controlling aforesaid device is also disclosed.Type: GrantFiled: July 5, 2022Date of Patent: March 5, 2024Assignees: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD., TSMC NANJING COMPANY LIMITED, TSMC CHINA COMPANY LIMITEDInventors: Xiu-Li Yang, He-Zhou Wan, Mu-Yang Ye, Lu-Ping Kong, Ming-Hung Chang
-
Publication number: 20240071470Abstract: A memory device includes a first transistor, a second transistor and a third transistor. The first transistor is coupled to a first word line at a first node. The second transistor is coupled to a second word line different from the first word line at a second node. A control terminal of the first transistor is coupled to a control terminal of the second transistor. The third transistor is coupled between a ground and a third node which is coupled to each of the first node and the second node. In a layout view, each of the first transistor and the second transistor has a first length along a direction. The first transistor, the third transistor and second transistor are arranged in order along the direction. A method is also disclosed herein.Type: ApplicationFiled: November 1, 2023Publication date: February 29, 2024Applicants: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD., TSMC Nanjing Company Limited, TSMC China Company LimitedInventors: He-Zhou WAN, Xiu-Li YANG, Mu-Yang YE, Yan-Bo SONG
-
Publication number: 20240021225Abstract: A device includes a first memory subarray, a first modulation circuit, a second memory subarray, a second modulation circuit and a control signal generator. The first modulation circuit is coupled to the first memory subarray. The second memory subarray is located between the first memory subarray and the first modulation circuit along a direction. The second modulation circuit is coupled to the second memory subarray. The control signal generator is configured to generate a first control signal to trigger the first modulation circuit according to a first length of the first memory subarray along the direction, and configured to generate a second control signal to trigger the second modulation circuit according to a second length of the second memory subarray along the direction.Type: ApplicationFiled: September 27, 2023Publication date: January 18, 2024Applicants: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD., TSMC NANJING COMPANY LIMITED, TSMC CHINA COMPANY LIMITEDInventors: Xiu-Li YANG, He-Zhou WAN, Mu-Yang YE, Lu-Ping KONG, Ming-Hung CHANG
-
Patent number: 11862231Abstract: A memory device includes a first transistor, a second transistor and a third transistor. The first transistor is coupled to a first word line at a first node. The second transistor is coupled to a second word line different from the first word line at a second node. A control terminal of the first transistor is coupled to a control terminal of the second transistor. The third transistor is coupled between a ground and a third node which is coupled to each of the first node and the second node. In a layout view, each of the first transistor and the second transistor has a first length along a direction. The first transistor, the third transistor and second transistor are arranged in order along the direction. A method is also disclosed herein.Type: GrantFiled: October 26, 2022Date of Patent: January 2, 2024Assignees: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD, TSMC NANJING COMPANY LIMITED, TSMC CHINA COMPANY LIMITEDInventors: He-Zhou Wan, Xiu-Li Yang, Mu-Yang Ye, Yan-Bo Song
-
Publication number: 20230377623Abstract: A method includes: turning on a first switch coupled between a first array of memory and a voltage supply according to a first charge signal; turning on a second switch coupled between a second array of memory and the voltage supply according to a second charge signal different from the first charge signal; and generating the first charge signal and the second charge signal according to a word line address. The second array of memory is located between the second switch and the first array of memory.Type: ApplicationFiled: July 28, 2023Publication date: November 23, 2023Applicants: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD., TSMC CHINA COMPANY LIMITEDInventors: Xiu-Li YANG, He-Zhou WAN, Kuan CHENG, Ching-Wei WU
-
Publication number: 20230352085Abstract: A circuit comprises a memory array, a tracking bit line and a timing control circuit. The memory array comprises a plurality of tracking cells. The tracking bit line is coupled between a first node and the plurality of tracking cells. The timing control circuit is coupled to the first node and comprises a Schmitt trigger. The Schmitt trigger generates a negative bit line enable signal in response to that a voltage level on the first node being below a low threshold voltage value of the Schmitt trigger. The timing control circuit generates a negative bit line trigger signal according to the negative bit line enable signal for adjusting voltage levels of a plurality of bit lines of the memory array.Type: ApplicationFiled: June 29, 2023Publication date: November 2, 2023Applicants: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD., TSMC Nanjing Company Limited, TSMC China Company LimitedInventors: Xiu-Li YANG, Lu-Ping KONG, Kuan CHENG, He-Zhou WAN
-
Publication number: 20230326501Abstract: A memory device includes a memory array, a first latch and a first logic element. The memory array is configured to operate according to a first global write signal. The first latch is configured to generate a first latch write data based on a clock signal. The first logic element is configured to generate the first global write signal based on the clock signal and the first latch write data.Type: ApplicationFiled: June 16, 2023Publication date: October 12, 2023Applicants: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD., TSMC Nanjing Company Limited, TSMC China Company LimitedInventors: He-Zhou WAN, Xiu-Li YANG, Pei-Le LI, Ching-Wei WU
-
Patent number: 11769539Abstract: An integrated circuit includes multiple memory cells, a first pair of complementary data lines, a second pair of complementary data lines, multiple first word lines, and multiple second word lines. The memory cells include a first array of memory cells and a second array of memory cells. The first pair of complementary data lines are coupled to the first array of memory cells. The second pair of complementary data lines are coupled to the second array of memory cells. Lengths of the first pair of complementary data lines are shorter than lengths of the second pair of complementary data lines. The first word lines and the second word lines are arranged according to a predetermined ratio of a number of the first word lines to a number of the second word lines. The predetermined ratio is less than 1.Type: GrantFiled: March 25, 2022Date of Patent: September 26, 2023Assignees: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD., TSMC CHINA COMPANY LIMITEDInventors: Xiu-Li Yang, He-Zhou Wan, Kuan Cheng, Ching-Wei Wu
-
Publication number: 20230290395Abstract: An integrated circuit includes integrated circuit includes a memory bank, a first group of word lines, a second group of word lines, an access circuit, a converter circuit and a decoder circuit. The first group of word lines is coupled to the memory bank. The second group of word lines is coupled to the memory bank, and arranged in order with the first group of word lines. The access circuit is configured to read the memory bank. The converter circuit is configured to control the access circuit at least based on a first control signal. The decoder circuit is configured to generate the first control signal at least according to a first bit and a second bit of an address signal. The first bit and the second bit indicates one group of the first group of word lines and the second group of word lines.Type: ApplicationFiled: May 18, 2023Publication date: September 14, 2023Applicants: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD., TSMC CHINA COMPANY LIMITEDInventors: Xiu-Li YANG, He-Zhou WAN, Kuan CHENG, Ching-Wei WU
-
Patent number: 11735251Abstract: A circuit includes a tracking word line, a power switch, a tracking bit line, a sense circuit. The power switch is coupled between the tracking word line and a first node. The power switch is configured to discharge a voltage level on the first node in response to a clock pulse signal transmitted through the tracking word line to the power switch. The tracking bit line is coupled between the first node and a plurality of tracking cells in a memory array. The sense circuit is coupled between the first node and a second node. The sense circuit is configured to generate a negative bit line enable signal in response to that the voltage level on the first node is below a threshold voltage value of the sense circuit.Type: GrantFiled: February 23, 2021Date of Patent: August 22, 2023Assignees: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD., TSMC NANJING COMPANY LIMITED, TSMC CHINA COMPANY LIMITEDInventors: Xiu-Li Yang, Lu-Ping Kong, Kuan Cheng, He-Zhou Wan
-
Patent number: 11721374Abstract: A memory device includes a local input/output circuit and a main input/output circuit. The local input/output circuit is configured to generate a first local write signal based on a first global write signal and a second global write signal, and configured to transmit the first local write signal to a plurality of first bit lines. The main input/output circuit include a first latch and logic elements. The first latch is configured to generate a first bit write mask signal based on a clock signal. The logic elements are configured to generate the first global write signal and the second global write signal based on the clock signal and the first bit write mask signal.Type: GrantFiled: June 29, 2022Date of Patent: August 8, 2023Assignees: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD., TSMC NANJING COMPANY LIMITED, TSMC CHINA COMPANY LIMITEDInventors: He-Zhou Wan, Xiu-Li Yang, Pei-Le Li, Ching-Wei Wu
-
Patent number: 11705174Abstract: An integrated circuit includes a plurality of memory cells, a first pair of complementary data lines, and a second pair of complementary data lines. The plurality of memory cells include a first array of memory cells and a second array of memory cells. The first pair of complementary data lines are coupled to the first array of memory cells. The second pair of complementary data lines are different from the first pair of complementary data lines and are coupled to the second array of memory cells. A number of memory cells in the first array of memory cells is different from a number of memory cells in the second array of memory cells.Type: GrantFiled: March 25, 2022Date of Patent: July 18, 2023Assignees: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD., TSMC CHINA COMPANY LIMITEDInventors: Xiu-Li Yang, He-Zhou Wan, Kuan Cheng, Ching-Wei Wu
-
Patent number: 11681564Abstract: A heterogeneous computing-based task processing method, includes: breaking down an artificial intelligent analysis task into one stage or multiple stages of sub-tasks, and completing, by one or more analysis function unit services corresponding to the one stage or multiple stages of sub-tasks, the artificial intelligent analysis task by means of a hierarchical data flow, wherein different stages of sub-tasks have different types, one type of sub-tasks corresponds to one analysis function unit service, and each analysis function unit service uniformly schedules a plurality of heterogeneous units to execute a corresponding sub-task. The disclosure also provides a heterogeneous computing-based software and hardware framework system and a heterogeneous computing-based task processing device.Type: GrantFiled: November 13, 2019Date of Patent: June 20, 2023Assignee: ZTE CORPORATIONInventors: Fang Zhu, Xiu Li
-
Publication number: 20230158822Abstract: A method of fabricating metasurface on skin for blood glucose detection, which relates to a flexible wearable electronic technology in healthcare. The blood glucose detectioncomprises: designing metasurface with a resonant ring structure cell, and building a model by simulating a relationship between blood glucose concentration and electromagnetic absorption property of the metasurface; preparing the metasurface on the skin; scanning the metasurface on the skin under different frequencies electromagnetic wave and acquiring a relationship curve between S-11 parameter and frequency; the change of blood glucose concentration is determined according to the resonant peak frequency shift in the relationship curve based on the model.Type: ApplicationFiled: November 23, 2020Publication date: May 25, 2023Inventors: Zhiqing Xin, Qingfang Zhang, Yan Li, Yi Fang, Zhicheng Sun, Min Huang, Xiu Li, Lixin Mo, Luhai Li
-
Patent number: 11651134Abstract: A method includes specifying a target memory macro, and determining failure rates of function-blocks in the target memory macro based on an amount of transistors and area distributions in a collection of base cells. The method also includes determining a safety level of the target memory macro, based upon a failure-mode analysis of the target memory macro, from a memory compiler, based on the determined failure rate.Type: GrantFiled: May 28, 2021Date of Patent: May 16, 2023Assignees: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD., TSMC CHINA COMPANY, LIMITEDInventors: Ching-Wei Wu, Ming-En Bu, He-Zhou Wan, Hidehiro Fujiwara, Xiu-Li Yang
-
Publication number: 20230122135Abstract: A device is provided. The device includes multiple transistors, a first sense circuit, and a precharge circuit. The transistors are coupled to a tracking bit line and configured to generate a first tracking signal. The first sense circuit is configured to generate a first sense tracking signal in response to the first tracking signal. The precharge circuit is configured to generate, in response to a rising edge and a falling edge of the first sense tracking signal, a precharge signal for precharging data lines.Type: ApplicationFiled: December 20, 2022Publication date: April 20, 2023Applicants: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD., TSMC Nanjing Company Limited, TSMC China Company LimitedInventors: Xiu-Li YANG, He-Zhou WAN, Lu-Ping KONG, Wei-Yang JIANG
-
Publication number: 20230114646Abstract: A circuit includes a power management circuit configured to receive at least a first or a second control signal, and to supply at least a first, second or a third supply voltage. The first control signal has a first voltage swing. The second control signal has a second voltage swing. The power management circuit includes a first level shifter circuit configured to generate a first level shifted signal in response to the first control signal, and a first header circuit coupled to at least the first level shifter circuit, a first voltage supply and a second voltage supply. The first header circuit is configured to supply the first supply voltage of the first voltage supply to the first node in response to the first control signal, and to supply the second supply voltage of the second voltage supply to the second node in response to the first level shifted signal.Type: ApplicationFiled: December 15, 2022Publication date: April 13, 2023Inventors: Xiu-Li YANG, Ching-Wei WU, He-Zhou WAN, Ming-En BU