Patents by Inventor Ya Yu
Ya Yu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240178631Abstract: A laser diode includes an original substrate having a substrate coefficient of thermal expansion, an epitaxy structure formed on the original substrate, and a composite multi-layer metal board disposed below the original substrate and at least including a first metal layer and a second metal layer. The first metal layer and the second metal layer are stacked, a material of the first metal layer is different from a material of the second metal layer, and the composite multi-layer metal board has a modified coefficient of thermal expansion. The original substrate has an initial thickness as the epitaxy structure is grown thereon, the original substrate is thinned to a combining thickness for attaching the composite multi-layer metal board, and the modified coefficient of thermal expansion of the composite multi-layer metal board is proximate to the substrate coefficient of thermal expansion.Type: ApplicationFiled: May 26, 2023Publication date: May 30, 2024Inventors: Ai-Sen LIU, Hsiang-An FENG, Cheng-Yu CHUNG, Ya-Li CHEN
-
Publication number: 20240176936Abstract: Implementing burst transfers for predicated accesses in high-level synthesis includes generating, using computer hardware, an intermediate representation of a design specified in a high-level programming language. The design is for an integrated circuit. Using the computer hardware, loop predicate information for one or more conditional statements within a loop body of the intermediate representation is determined. A plurality of memory accesses of the loop body guarded by the one or more conditional statements are determined to be sequential memory accesses based on the predicate information. The intermediate representation is modified by inserting one or more intrinsics therein indicating that the sequential memory accesses are to be implemented using a burst transfer mode of the integrated circuit.Type: ApplicationFiled: November 28, 2022Publication date: May 30, 2024Applicant: Xilinx, Inc.Inventors: Lin-Ya Yu, Alexandre Isoard, Hem C. Neema
-
Patent number: 11996838Abstract: A driving device comprises a first complementary metal-oxygen-semiconductor circuit and a first comparator. The first complementary metal-oxygen-semiconductor circuit is configured for outputting a power signal or a pull-down signal according to the first input signal. The first comparator comprises a first non-inverting input terminal and a first inverting input terminal. The first non-inverting input terminal is coupled to the first complementary metal-oxygen-semiconductor circuit, and is configured to receive the power signal or the pull-down signal. The first inverting input terminal is configured for receiving a first reference signal, and the first comparator is configured to compare one of the power signal and the pull-down signal and the first reference signal to provide a first driving signal.Type: GrantFiled: July 12, 2022Date of Patent: May 28, 2024Assignee: AUO CORPORATIONInventors: Chi-Yu Geng, Ming-Hung Tu, Ya-Fang Chen, Chih-Hsiang Yang
-
Publication number: 20240162159Abstract: Semiconductor package includes a pair of dies, a redistribution structure, and a conductive plate. Dies of the pair of dies are disposed side by side. Each die includes a contact pad. Redistribution structure is disposed on the pair of dies, and electrically connects the pair of dies. Redistribution structure includes an innermost dielectric layer, an outermost dielectric layer, and a redistribution conductive layer. Innermost dielectric layer is closer to the pair of dies. Redistribution conductive layer extends between the innermost dielectric layer and the outermost dielectric layer. Outermost dielectric layer is furthest from the pair of dies. Conductive plate is electrically connected to the contact pads of the pair of dies. Conductive plate extends over the outermost dielectric layer of the redistribution structure and over the pair of dies. Vertical projection of the conductive plate falls on spans of the dies of the pair of dies.Type: ApplicationFiled: January 25, 2024Publication date: May 16, 2024Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chung-Hao Tsai, Chen-Hua Yu, Chuei-Tang WANG, Wei-Ting Chen, Chien-Hsun Chen, Shih-Ya Huang
-
Publication number: 20240153970Abstract: The invention provides a display device and a display panel. The display device includes the display panel and a reading circuit. The display panel includes an upper substrate, a lower substrate, a thin-film transistor (TFT) layer, and a photosensitive circuit. The TFT layer is disposed between the upper substrate and the lower substrate. A plurality of TFTs of a pixel array of the display panel are disposed in the TFT layer. The photosensitive circuit is disposed in the TFT layer to sense an ambient light. The reading circuit is coupled to the photosensitive circuit to read a sensing result.Type: ApplicationFiled: January 18, 2023Publication date: May 9, 2024Applicant: Novatek Microelectronics Corp.Inventors: Ya-Hsiang Tai, Yi-Cheng Yuan, Chen-Yu Lin
-
Publication number: 20240147405Abstract: A controlling method for a wireless communication device is provided. The controlling method for the wireless communication device includes: attaching a first Universal Subscriber Identity Module (USIM) to a Long-Term Evolution (LTE) network; determining whether a second USIM is camped on the LTE network; detecting whether a paging collision is happened, if the second USIM is camped on the LTE network; generating a requested International Mobile Subscriber Identity (IMSI) offset for the second USIM, if the paging collision is happened, wherein the requested IMSI offset is 1 or min(T, nB)?1, T is a default paging period and nB is a number of paging occurrences within the default paging period; transmitting an attach request with the requested IMSI offset to the LTE network for the second USIM; receiving a negotiated IMSI offset from the LTE network; and attaching the second USIM to the LTE network with the negotiated IMSI offset.Type: ApplicationFiled: November 1, 2023Publication date: May 2, 2024Inventors: Kuan-Yu LIN, Ya-ling Hsu, Wan-Ting Huang, Yi-Han CHUNG, Yi-Cheng CHEN
-
Publication number: 20240136117Abstract: A multi-phase coupled inductor includes a first iron core, a second iron core, and a plurality of coil windings. The first iron core includes a first body and a plurality of first core posts. The plurality of first core posts are connected to the first body. The second iron core is opposite to the first iron core. The second iron core and the first body are spaced apart from each other by a gap. The plurality of coil windings wrap around the plurality of first core posts, respectively. Each of the coil windings has at least two coils.Type: ApplicationFiled: October 1, 2023Publication date: April 25, 2024Inventors: HUNG-CHIH LIANG, PIN-YU CHEN, HANG-CHUN LU, YA-WEN YANG, YU-TING HSU, WEI-ZHI HUANG
-
Patent number: 11961770Abstract: Some embodiments of the present disclosure relate to a processing tool. The tool includes a housing enclosing a processing chamber, and an input/output port configured to pass a wafer through the housing into and out of the processing chamber. A back-side macro-inspection system is arranged within the processing chamber and is configured to image a back side of the wafer. A front-side macro-inspection system is arranged within the processing chamber and is configured to image a front side of the wafer according to a first image resolution. A front-side micro-inspection system is arranged within the processing chamber and is configured to image the front side of the wafer according to a second image resolution which is higher than the first image resolution.Type: GrantFiled: November 4, 2021Date of Patent: April 16, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chia-Han Lin, Chien-Fa Lee, Hsu-Shui Liu, Jiun-Rong Pai, Sheng-Hsiang Chuang, Surendra Kumar Soni, Shou-Wen Kuo, Wu-An Weng, Gary Tsai, Chien-Ko Liao, Ya Hsun Hsueh, Becky Liao, Ethan Yu, Ming-Chi Tsai, Kuo-Yi Liu
-
Publication number: 20240120919Abstract: A non-contact switch and a non-contact switch control system are provided. The non-contact switch control system includes multiple non-contact switches, each including an infrared light module, a brightness sensing unit, a second switch module and a processing unit. The infrared light module includes a first switch module, transmitting unit and receiving unit. The first switch module has a first switch state. The transmitting unit connected to the first switch module emits infrared light according to the first switch state. The receiving unit receives a reflected light of the infrared light. The brightness sensing unit generates brightness information according to an ambient light. The second switch module has a second switch state. The processing unit is connected with the infrared light module, the brightness sensing unit and the second switch module, and controls the second switch state according to the reflected light and the brightness information.Type: ApplicationFiled: February 15, 2023Publication date: April 11, 2024Inventors: chih-hung Liu, YA-HAN KO, RAN-SHIOU YOU, HSING-YU CHEN
-
Publication number: 20240117297Abstract: A p-aminobenzoic acid-producing microorganism is provided. The p-aminobenzoic acid-producing microorganism is obtained by a method for preparing a p-aminobenzoic acid-producing microorganism. The method for preparing a p-aminobenzoic acid-producing microorganism includes (a) performing an acclimation process on a source microorganism with at least one sulfonamide antibiotic to obtain at least one acclimatized microorganism and (b) screening out at least one p-aminobenzoic acid-producing microorganism from the at least one acclimatized microorganism, wherein the at least one p-aminobenzoic acid-producing microorganism has a higher p-aminobenzoic acid titer than the source microorganism.Type: ApplicationFiled: December 29, 2022Publication date: April 11, 2024Applicant: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventors: Pei-Ching CHANG, Jhong-De LIN, Ya-Lin LIN, Hung-Yu LIAO, Hsiang Yuan CHU, Jie-Len HUANG
-
Patent number: 11954768Abstract: A method for gating in tomographic imaging system includes steps of: (a) performing a tomographic imaging on an object with a target moving periodically along a first axis for acquiring projection images; (b) obtaining projected curves by summing up pixel values along a direction of a second axis perpendicular to the first axis in each projection image; (c) determining a target zone on the projection images, wherein a central position on the first axis of the target zone is corresponding to a position having the largest variation in the projected curves on the first axis; (d) calculating parameter values of pixel values in the target zones and obtaining a curve of a moving cycle of the target according to the parameter values; and (e) selecting the projection images under the same state in the moving cycle for image reconstruction according to the curve of the moving cycle of the target.Type: GrantFiled: May 16, 2023Date of Patent: April 9, 2024Assignee: DELTA ELECTRONICS, INC.Inventors: Sih-Yu Chen, Jhih-Shian Lee, Ya-Chen Chen
-
Patent number: 11941210Abstract: A detection circuit is provided herein, which includes a first transistor, a second transistor, a third transistor, a light sensor, a capacitor, and a fourth transistor. The first transistor has a control terminal, a first terminal, and a second terminal. The second transistor is coupled to the control terminal. The third transistor is coupled to the control terminal and the second terminal. The light sensor is coupled to the control terminal. The capacitor is coupled to the control terminal. The fourth transistor is coupled to the second terminal.Type: GrantFiled: November 21, 2022Date of Patent: March 26, 2024Assignee: INNOLUX CORPORATIONInventors: Ya-Li Tsai, Hui-Ching Yang, Yang-Jui Huang, Te-Yu Lee
-
Publication number: 20240093345Abstract: The present disclosure provides a fixed-position defect doping method for a micro-nanostructure based on a self-alignment process, including: S1, sequentially forming a sacrificial layer and a photoresist layer on a surface of a crystal substrate; S2, performing a lithography on the photoresist layer to form a mask hole according to a micro-nano pattern; S3, performing an isotropic etching on the sacrificial layer through the mask hole, and amplifying the micro-nano pattern to the sacrificial layer; S4, performing an ion implantation doping on an exposed crystal surface below the mask hole; S5, removing the photoresist layer, and depositing a mask material; S6, removing the sacrificial layer, and transferring a micro-nano amplified pattern in the sacrificial layer to a mask material pattern; and S7, etching an exposed crystal surface, and removing the mask material on the surface and forming a specific defect by annealing.Type: ApplicationFiled: November 30, 2020Publication date: March 21, 2024Inventors: Mengqi Wang, Ya Wang, Haoyu Sun, Xiangyu Ye, Pei Yu, Hangyu Liu, Pengfei Wang, Fazhan Shi, Jiangfeng Du
-
Publication number: 20240097080Abstract: A light emitting module includes a carrier, a light emitting element, a reflection layer, and a fluorescent layer. The light emitting element is disposed on the carrier. The reflection layer is disposed on the carrier and surrounds the light emitting element. The fluorescent layer covers at least part of the light emitting element. The disadvantages of over broad light emitting angle and low illuminance may be solved. Comparing with the related art, the present disclosure achieves an object of increasing the illuminance by at least 10%.Type: ApplicationFiled: July 6, 2023Publication date: March 21, 2024Inventors: Chen-Lun HSING CHEN, Jung-Hao HUNG, Ya-Yu HUNG, Yi-Ting KUO
-
Patent number: 11935888Abstract: A method of making an integrated circuit includes steps of selecting a first cell and a second cell for an integrated circuit layout from a cell library in an electronic design automation (EDA) system, the first and second cells each having a cell active area, a cell gate electrode, at least one fin of a first set of fins, and a cell border region, each cell also having the active area at an exposed side, and placing the first exposed side against the second exposed side at a cell border. The method also includes operations of aligning at least one fin of the first set of fins with at least one fin of the second set of fins across a cell border.Type: GrantFiled: April 1, 2020Date of Patent: March 19, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Pin-Dai Sue, Ting-Wei Chiang, Hui-Zhong Zhuang, Ya-Chi Chou, Chi-Yu Lu
-
Patent number: 11934070Abstract: Disclosed is a display panel including: first spacer on the array substrate, an orthographic projection of the first spacer on the array substrate being a first pattern extending along a first direction; a second spacer on the counter substrate, an orthographic projection of the second spacer on the array substrate being a second pattern extending along a second direction; at least two third spacers, orthographic projections of which on the array substrate being respectively on two sides of the first pattern along the first direction; at least two fourth spacers, orthographic projections of which on the array substrate being respectively on two sides of the second pattern along the second direction; one of the third spacer and the fourth spacer is on the array substrate, and the other is on the counter substrate.Type: GrantFiled: October 23, 2020Date of Patent: March 19, 2024Assignees: Hefei Xinsheng Optoelectronics Technology Co., Ltd., BOE TECHNOLOGY GROUP CO., LTD.Inventors: Quan Gan, Ya Yu, Feng Qu, Yongcan Wang, Fengzhen Lv, Xianjie Shao, Rui Ma
-
Publication number: 20240079558Abstract: A method of manufacturing a positive electrode material has the steps of synthesizing an iron metal in a phosphoric acid solution to form an iron phosphate dispersion solution; adding a vanadium pentoxide (V2O5), a non-ionic surfactant and a carbon source to the iron phosphate dispersion solution; and adding a lithium salt to the iron phosphate dispersion solution and then grinding and dispersing it to produce a positive electrode material. By regulating the timing of the addition of vanadium pentoxide (V2O5), the present invention enables the battery made of the positive electrode material to have the advantage of higher battery performance.Type: ApplicationFiled: June 21, 2023Publication date: March 7, 2024Inventors: Chao-Nan Wei, Feng-Yen Tsai, Ya-Hui Wang, Han-Yu Chen
-
Patent number: 11923315Abstract: Semiconductor package includes a pair of dies, a redistribution structure, and a conductive plate. Dies of the pair of dies are disposed side by side. Each die includes a contact pad. Redistribution structure is disposed on the pair of dies, and electrically connects the pair of dies. Redistribution structure includes an innermost dielectric layer, an outermost dielectric layer, and a redistribution conductive layer. Innermost dielectric layer is closer to the pair of dies. Redistribution conductive layer extends between the innermost dielectric layer and the outermost dielectric layer. Outermost dielectric layer is furthest from the pair of dies. Conductive plate is electrically connected to the contact pads of the pair of dies. Conductive plate extends over the outermost dielectric layer of the redistribution structure and over the pair of dies. Vertical projection of the conductive plate falls on spans of the dies of the pair of dies.Type: GrantFiled: July 12, 2021Date of Patent: March 5, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chung-Hao Tsai, Chen-Hua Yu, Chuei-Tang Wang, Wei-Ting Chen, Chien-Hsun Chen, Shih-Ya Huang
-
Patent number: 11917923Abstract: A magnetoresistive random access memory (MRAM) structure, including a substrate and multiple MRAM cells on the substrate, wherein the MRAM cells are arranged in a memory region adjacent to a logic region. An ultra low-k (ULK) layer covers the MRAM cells, wherein the surface portion of ultra low-k layer is doped with fluorine, and dents are formed on the surface of ultra low-k layer at the boundaries between the memory region and the logic region.Type: GrantFiled: April 28, 2021Date of Patent: February 27, 2024Assignee: UNITED MICROELECTRONICS CORP.Inventors: Hui-Lin Wang, Ching-Hua Hsu, Si-Han Tsai, Shun-Yu Huang, Chen-Yi Weng, Ju-Chun Fan, Che-Wei Chang, Yi-Yu Lin, Po-Kai Hsu, Jing-Yin Jhang, Ya-Jyuan Hung
-
Patent number: D1023935Type: GrantFiled: March 18, 2022Date of Patent: April 23, 2024Assignee: Acer IncorporatedInventors: Ya-Hao Chan, Yi-Heng Lee, Ming-Cheng Wu, Chun-Yu Chen