Patents by Inventor Yaniv Shapira
Yaniv Shapira has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11960392Abstract: A first configurable address decoder can be coupled between a source node and a first interconnect fabric, and a second address decoder can be coupled between the first interconnect fabric and a second interconnect fabric. The first address decoder can be configured with a first address mapping table that can map a first set of address ranges to a first set of target nodes connected to the first interconnect fabric. The second address decoder can be configured with a second address mapping table that can map a second set of address ranges to a second set of target nodes connected to the second interconnect fabric. The second address decoder can be part of the first set of target nodes. The first address decoder and the second address decoder can be configured or re-configured to determine different routes for a transaction from the source node to a target node in the second set of target nodes via the first and second interconnect fabrics.Type: GrantFiled: December 7, 2021Date of Patent: April 16, 2024Assignee: Amazon Technologies, Inc.Inventors: Guy Nakibly, Dan Saad, Yaniv Shapira, Erez Izenberg
-
Patent number: 11880327Abstract: A coherent connection and a non-coherent connection are provided between system-on-chips (SoCs). The coherent connection can be coupled to coherent interconnects on the SoCs, and the non-coherent connection can be coupled to non-coherent interconnects on the SoCs. An input/output (I/O) transaction from an I/O device on a first SoC that is targeted to a second SoC can be transmitted via the non-coherent connection, and a processor transaction from the first SoC that is targeted to the second SoC can be transmitted via the coherent connection.Type: GrantFiled: December 7, 2021Date of Patent: January 23, 2024Assignee: Amazon Technologies, Inc.Inventors: Guy Nakibly, Barak Wasserstrom, Yaniv Shapira, Erez Izenberg, Adi Habusha
-
Patent number: 11836103Abstract: Systems and methods are provided to differentiate different types of traffic going through the same physical channel such that the traffic flow for different traffic types does not impact each other. The physical channel can be configured to support a plurality of virtual channels. Each transaction that needs to be communicated through the physical channel can be classified into a certain traffic type, and each traffic type can be assigned to a virtual channel. Each transaction can be communicated on a respective virtual channel based on the corresponding traffic type. If the traffic flow through a first virtual channel for a transaction slows down, the traffic flow through a second virtual channel for another transaction can continue without getting impacted by the slow down on the first virtual channel.Type: GrantFiled: November 16, 2021Date of Patent: December 5, 2023Assignee: Amazon Technologies, Inc.Inventors: Guy Nakibly, Roi Ben Haim, Erez Izenberg, Adi Habusha, Yaniv Shapira
-
Patent number: 11640366Abstract: An address decoder for a source node in a multi-chip system is disclosed, which can perform parallel decoding steps to determine whether a transaction from the source node is addressed to a target node in a local integrated circuit (IC) or a remote IC, and whether the source node is allowed to access that target node. Based on the outcome of both the decoding steps, the transaction can be either blocked by the address decoder, or routed to the target node. If the transaction is addressed to the remote IC, but the source node is not allowed to access the target node on the remote IC, the transaction can be terminated by the address decoder in the local IC.Type: GrantFiled: December 6, 2021Date of Patent: May 2, 2023Assignee: Amazon Technologies, Inc.Inventors: Dan Saad, Guy Nakibly, Yaniv Shapira, Aviv Bonomo, Moshe Gutman
-
Patent number: 11106267Abstract: A method for managing clock frequency in a multi-core integrated circuit includes determining a minimum allowable operating clock frequency and a maximum allowable operating clock frequency for an integrated circuit having a plurality of processor cores. A plurality of clock sources is configured to provide a corresponding plurality of clock frequencies between the minimum allowable operating clock frequency and the maximum allowable operating clock frequency. A total number of active processor cores is determined. If it is determined that all of the plurality the processor cores are active, all active processor cores are operated at the minimum allowable operating clock frequency. If it is determined that the total number of active processor cores is lower than a threshold number, the clock frequency of one or more active processor cores is increased based on available electrical current budget.Type: GrantFiled: November 27, 2019Date of Patent: August 31, 2021Assignee: Amazon Technologies, Inc.Inventors: Larisa Goffman-Vinopal, Udi Sherel, Anat Arbely, Yaniv Shapira
-
Publication number: 20210157381Abstract: A method for managing clock frequency in a multi-core integrated circuit includes determining a minimum allowable operating clock frequency and a maximum allowable operating clock frequency for an integrated circuit having a plurality of processor cores. A plurality of clock sources is configured to provide a corresponding plurality of clock frequencies between the minimum allowable operating clock frequency and the maximum allowable operating clock frequency. A total number of active processor cores is determined. If it is determined that all of the plurality the processor cores are active, all active processor cores are operated at the minimum allowable operating clock frequency. If it is determined that the total number of active processor cores is lower than a threshold number, the clock frequency of one or more active processor cores is increased based on available electrical current budget.Type: ApplicationFiled: November 27, 2019Publication date: May 27, 2021Inventors: Larisa Goffman-Vinopal, Udi Sherel, Anat Arbely, Yaniv Shapira
-
Patent number: 11003616Abstract: In a computer comprising a plurality of integrated circuits (ICs), each IC may be connected to all other ICs via a respective point-to-point interconnect. A source IC divides the data to be transmitted to a destination IC for a transaction to generate multiple data cells so that each data cell includes a different portion of the data. The source IC transmits one of the data cells to the destination IC and remaining data cells to intermediate ICs, wherein an intermediate IC is an IC other than the source IC or the destination IC. The intermediate ICs forward the remaining data cells to the destination IC.Type: GrantFiled: June 27, 2017Date of Patent: May 11, 2021Assignee: Amazon Technologies, IncInventors: Guy Nakibly, Adi Habusha, Yaniv Shapira, Daniel Joseph Grey
-
Patent number: 10747258Abstract: A semiconductor device includes a system clock signal having a system clock period and a digital ring oscillator (DRO) cluster having DRO cells. Each of the DRO cells is disposed at a different location in the semiconductor device for producing a local ring oscillator clock signal. The local ring oscillator clock signal has a ring oscillator clock period that is shorter than the system clock period. The DRO cluster is configured to measure respective ring oscillator clock count in each of the DRO cells during a time window synchronized to the system clock.Type: GrantFiled: February 28, 2017Date of Patent: August 18, 2020Assignee: Amazon Technologies, Inc.Inventors: Eyal Freund, Yaniv Shapira
-
Patent number: 10740466Abstract: Interfaces of a compute node on a printed circuit board can be secured by obfuscating the information communicated over the interfaces. Data to be communicated between the compute node and a device on the printed circuit board using an interface can be encrypted, and an address corresponding to the data to be communicated can be scrambled. In addition, the compute node can be the root of trust which can provide secure boot of different components using an on-chip mechanism, and without relying on external devices.Type: GrantFiled: September 29, 2016Date of Patent: August 11, 2020Assignee: Amazon Technologies, Inc.Inventors: Nafea Bshara, Matthew Shawn Wilson, Eric Jason Brandwine, Anthony Nicholas Liguori, Yaniv Shapira, Mark Bradley Davis, Adi Habusha
-
Patent number: 10725957Abstract: A plurality of system on chips (SoCs) in a server computer can be coupled to a plurality of memory agents (MAs) via respective Serializer/Deserializer (SerDes) interfaces. Each of the plurality of MAs can include one or more memory controllers to communicate with a memory coupled to the respective MA, and globally addressable by each of the SoCs. Each of the plurality of SoCs can access the memory coupled to any of the MAs in uniform number of hops using the respective SerDes interfaces. Different types of memories, e.g., volatile memory, persistent memory, can be supported.Type: GrantFiled: July 2, 2019Date of Patent: July 28, 2020Assignee: Amazon Technologies, Inc.Inventors: Mark Bradley Davis, Thomas A. Volpe, Nafea Bshara, Yaniv Shapira, Adi Habusha
-
Patent number: 10719463Abstract: Disclosed herein are techniques for migrating data from a source memory range to a destination memory while data is being written into the source memory range. An apparatus includes a control logic configured to receive a request for data migration and initiate the data migration using a direct memory access (DMA) controller, while the source memory range continues to accept write operations. The apparatus also includes a tracking logic coupled to the control logic and configured to track write operations performed to the source memory range while data is being copied from the source memory range to the destination memory. The control logic is further configured to initiate copying data associated with the tracked write operations to the destination memory.Type: GrantFiled: April 16, 2019Date of Patent: July 21, 2020Assignee: Amazon Technologies, Inc.Inventors: Nafea Bshara, Mark Bradley Davis, Matthew Shawn Wilson, Uwe Dannowski, Yaniv Shapira, Adi Habusha, Anthony Nicholas Liguori
-
Patent number: 10691576Abstract: An integrated circuit can include a functional unit and a local debug unit. The local debug unit can include a trace buffer, and the local debug unit is configured to track and store operation information of the functional unit in the trace buffer. The integrated circuit can also include a global debug unit coupled to the local debug unit. The integrated circuit is configured to send a debug reset command to reset the functional unit, without sending the debug reset command to the local debug unit, thereby retaining information stored in the trace buffer. The integrated circuit is also configured to send a power-up reset command to reset the local debug unit and the functional unit, thereby causing the local debug unit to clear the trace buffer.Type: GrantFiled: September 26, 2017Date of Patent: June 23, 2020Assignee: Amazon Technologies, Inc.Inventors: Yaniv Shapira, Gil Stoler, Adi Habusha
-
Patent number: 10621045Abstract: A method for calculating a plurality (M) of redundancy blocks for multiple (N) data blocks of a plurality (D) of words each, the method comprises: receiving the number (M) of redundancy blocks by a calculator that comprises multiple (R) calculation units; configuring the calculator according to M and R; concurrently calculating, if M equals R, by the multiple (R) calculation units of the calculator, R sets of parity vectors, each set includes a plurality (D) of parity vectors; and calculating the plurality (M) of the redundancy blocks based on the R sets of parity vectors.Type: GrantFiled: October 15, 2018Date of Patent: April 14, 2020Assignee: Amazon Technologies, Inc.Inventors: Ron Diamant, Nafea Bshara, Yaniv Shapira, Guy Nakibly
-
Patent number: 10614006Abstract: An interrupt request generating process can include determining a first interrupt triggering event has occurred after a predetermined period of time in which no interrupt triggering event occurred. In response to determining that the first interrupt triggering event has occurred, the interrupt request generating process may generate a first interrupt request without adding an intentional delay, and initiating a timer configured to expire after a predetermined time interval. When a second interrupt triggering event is determined to have occurred before the timer expires, a second interrupt request is delayed from being generated until the timer expires.Type: GrantFiled: June 7, 2017Date of Patent: April 7, 2020Assignee: Amazon Technologies, Inc.Inventors: Said Bshara, Erez Izenberg, Yaniv Shapira, Nafea Bshara
-
Patent number: 10404674Abstract: Efficient memory management can be provided in a multi-tenant virtualized environment by encrypting data to be written in memory by a virtual machine using a cryptographic key specific to the virtual machine. Encrypting data associated with multiple virtual machines using a cryptographic key unique to each virtual machine can minimize exposure of the data stored in the memory shared by the multiple virtual machines. Thus, some embodiments can eliminate write cycles to the memory that are generally used to initialize the memory before a virtual machine can write data to the memory if the memory was used previously by another virtual machine.Type: GrantFiled: February 28, 2017Date of Patent: September 3, 2019Assignee: Amazon Technologies, Inc.Inventors: Nafea Bshara, Thomas A. Volpe, Adi Habusha, Yaniv Shapira
-
Patent number: 10346342Abstract: A plurality of system on chips (SoCs) in a server computer can be coupled to a plurality of memory agents (MAs) via respective Serializer/Deserializer (SerDes) interfaces. Each of the plurality of MAs can include one or more memory controllers to communicate with a memory coupled to the respective MA, and globally addressable by each of the SoCs. Each of the plurality of SoCs can access the memory coupled to any of the MAs in uniform number of hops using the respective SerDes interfaces. Different types of memories, e.g., volatile memory, persistent memory, can be supported.Type: GrantFiled: March 7, 2017Date of Patent: July 9, 2019Assignee: Amazon Technologies, Inc.Inventors: Mark Bradley Davis, Thomas A. Volpe, Nafea Bshara, Yaniv Shapira, Adi Habusha
-
Publication number: 20190129796Abstract: A method for calculating a plurality (M) of redundancy blocks for multiple (N) data blocks of a plurality (D) of words each, the method comprises: receiving the number (M) of redundancy blocks by a calculator that comprises multiple (R) calculation units; configuring the calculator according to M and R; concurrently calculating, if M equals R, by the multiple (R) calculation units of the calculator, R sets of parity vectors, each set includes a plurality (D) of parity vectors; and calculating the plurality (M) of the redundancy blocks based on the R sets of parity vectors.Type: ApplicationFiled: October 15, 2018Publication date: May 2, 2019Inventors: Ron Diamant, Nafea Bshara, Yaniv Shapira, Guy Nakibly
-
Patent number: 10268612Abstract: Disclosed herein are techniques for migrating data from a source memory range to a destination memory while data is being written into the source memory range. An apparatus includes a control logic configured to receive a request for data migration and initiate the data migration using a direct memory access (DMA) controller, while the source memory range continues to accept write operations. The apparatus also includes a tracking logic coupled to the control logic and configured to track write operations performed to the source memory range while data is being copied from the source memory range to the destination memory. The control logic is further configured to initiate copying data associated with the tracked write operations to the destination memory.Type: GrantFiled: September 23, 2016Date of Patent: April 23, 2019Assignee: Amazon Technologies, Inc.Inventors: Nafea Bshara, Mark Bradley Davis, Matthew Shawn Wilson, Uwe Dannowski, Yaniv Shapira, Adi Habusha, Anthony Nicholas Liguori
-
Patent number: 10210083Abstract: An apparatus such as a system-on-a-chip includes memory that is distributed through one or more functional hardware circuits. Each functional hardware circuit includes memory, and each functional hardware circuit can be configured to have its memory used either by the respective functional hardware circuit or by the apparatus' master device (e.g., main processor). For those functional hardware circuits that are not needed for a given application, their memories can be repurposed for use by the master device. Related methods are also disclosed.Type: GrantFiled: August 4, 2017Date of Patent: February 19, 2019Assignee: Amazon Technologies, Inc.Inventors: Noam Efraim Bashari, Ron Diamant, Yaniv Shapira, Barak Wasserstrom
-
Patent number: 10102072Abstract: A method for calculating a plurality (M) of redundancy blocks for multiple (N) data blocks of a plurality (D) of words each, the method comprises: receiving the number (M) of redundancy blocks by a calculator that comprises multiple (R) calculation units; configuring the calculator according to M and R; concurrently calculating, if M equals R, by the multiple (R) calculation units of the calculator, R sets of parity vectors, each set includes a plurality (D) of parity vectors; and calculating the plurality (M) of the redundancy blocks based on the R sets of parity vectors.Type: GrantFiled: September 30, 2016Date of Patent: October 16, 2018Assignee: Amazon Technologies, Inc.Inventors: Ron Diamant, Nafea Bshara, Yaniv Shapira, Guy Nakibly