Patents by Inventor Yasuhiro Kagawa
Yasuhiro Kagawa has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20190013385Abstract: A gate trench and a protective trench are provided on a top surface of the silicon carbide semiconductor layer of a first conductivity type. A protective diffusion layer of a second conductivity type is provided at a position deeper than the gate electrode in the silicon carbide semiconductor layer. An inter-layer insulating film covers a surface of the gate electrode and includes a cell opening. A source electrode is electrically connected to the source region via the cell opening and electrically connected to the protective diffusion layer via the protective trench. A plated film is provided on the source electrode. A concave part is provided on a top surface of the source electrode above the protective trench. A depth in a vertical direction of the concave part is equal to or less than half of a width in a horizontal direction of the concave part.Type: ApplicationFiled: February 22, 2018Publication date: January 10, 2019Applicant: Mitsubishi Electric CorporationInventors: Yasuhiro KAGAWA, Atsushi NARAZAKI, Yutaka FUKUI, Katsutoshi SUGAWARA
-
Patent number: 10157986Abstract: A drift layer of a first conductivity type is made of silicon carbide. A body region of a second conductivity type is provided on the drift layer. A source region of the first conductivity type is provided on the body region. A source electrode is connected to the source region. A gate insulating film is provided on side and bottom surfaces of a trench which penetrates the body region and the source region. A gate electrode is provided in the trench with the gate insulating film interposed therebetween. A trench-bottom-surface protective layer of the second conductivity type provided below the bottom surface of the trench in the drift layer is electrically connected to the source electrode. The trench-bottom-surface protective layer has a high-concentration protective layer, and a first low-concentration protective layer provided below the high-concentration protective layer and having an impurity concentration lower than that of the high-concentration protective layer.Type: GrantFiled: November 19, 2015Date of Patent: December 18, 2018Assignee: Mitsubishi Electric CorporationInventors: Rina Tanaka, Yasuhiro Kagawa, Katsutoshi Sugawara, Naruhisa Miura
-
Publication number: 20180358431Abstract: A protective diffusion region includes a first protective diffusion region at a location closest to a termination region, and a second protective diffusion region located away from the first protective diffusion region with a first space therebetween. A second space that is a distance between a termination diffusion region and the first protective diffusion region is greater than the first space. A current diffusion layer of a first conductivity type includes a first current diffusion layer located between the first protective diffusion region and the second protective diffusion region and having a higher impurity concentration than a drift layer, and a second current diffusion layer located between the first protective diffusion region and the termination diffusion region. The second current diffusion layer includes a region having a lower impurity concentration than the current diffusion layer.Type: ApplicationFiled: May 16, 2016Publication date: December 13, 2018Applicant: Mitsubishi Electric CorporationInventors: Yasuhiro KAGAWA, Rina TANAKA, Yutaka FUKUI, Katsutoshi SUGAWARA
-
Publication number: 20180358429Abstract: A silicon carbide semiconductor device includes a silicon carbide drift layer formed on an upper surface of a silicon carbide semiconductor substrate having an off angle, a body region, a source region, a plurality of trenches, a gate insulating film, a gate electrode, a source electrode, a drain electrode, and a depletion suppressing layer. The depletion suppressing layer is positioned to be sandwiched between the plurality of trenches in a plan view, and in a direction with the off angle of the silicon carbide semiconductor substrate, a distance between the depletion suppressing layer and one of the trenches adjacent to the depletion suppressing layer is different from another distance between the depletion suppressing layer and the other one of the trenches adjacent to the depletion suppressing layer.Type: ApplicationFiled: September 29, 2016Publication date: December 13, 2018Applicant: Mitsubishi Electric CorporationInventors: Rina TANAKA, Yutaka FUKUI, Katsutoshi SUGAWARA, Takeharu KUROIWA, Yasuhiro KAGAWA
-
Publication number: 20180315819Abstract: A gate insulating film covers a trench penetrating through a source region and a body region and reaching a drift layer in each of a first cell region and a second cell region. The gate electrode is provided in the trench. A high-concentration layer of the first conductivity type is provided between the drift layer and the body region in the first cell region and has a second impurity concentration higher than the first impurity concentration. A current restriction layer is provided between the drift layer and the body region in the second cell region and has the first conductivity type and a third impurity concentration higher than the first impurity concentration and lower than the second impurity concentration.Type: ApplicationFiled: December 7, 2015Publication date: November 1, 2018Applicant: Mitsubishi Electric CorporationInventors: Rina TANAKA, Katsutoshi SUGAWARA, Yasuhiro KAGAWA, Naruhisa MIURA
-
Patent number: 9985093Abstract: There is provided a trench-gate type semiconductor device that can prevent breakdown of a gate insulating film caused by a displacement current flowing into a protective diffusion layer at a portion of a trench underlying a gate electrode at a turn-off time and simultaneously improves a current density by narrowing a cell pitch. The semiconductor device has a gate electrode 7 embedded into a trench 5 penetrating a base region 3. The gate electrode 7 is disposed into a lattice shape in a planar view, and a protective diffusion layer 13 is formed in a drift layer 2a at the portion underlying thereof. At least one of blocks divided by the gate electrode 7 is a protective contact region 20 on which the trench 5 is entirely formed. A protective contact 21 for connecting the protective diffusion layer 13 at a bottom portion of the trench 5 and a source electrode 9 is disposed on the protective contact region 20.Type: GrantFiled: February 22, 2017Date of Patent: May 29, 2018Assignee: MITSUBISHI ELECTRIC CORPORATIONInventors: Yasuhiro Kagawa, Akihiko Furukawa, Shiro Hino, Hiroshi Watanabe, Masayuki Imaizumi
-
Patent number: 9972676Abstract: A silicon carbide semiconductor device includes: a drift layer of a first conductivity type made of silicon carbide; a well region of a second conductivity type formed on the drift layer; a source region of a first conductivity type formed on the well region; a gate insulating film formed on an inner wall of a trench extending from a front surface of the source region through the well region, at least a part of a side surface of the gate insulating film being in contact with the drift layer; a gate electrode formed in the trench with the gate insulating film therebetween; a protective layer of the second conductivity type formed in the drift layer; and a depletion suppressing layer of the first conductivity type formed in the drift layer so as to be in contact with a side surface of the protective layer.Type: GrantFiled: December 12, 2014Date of Patent: May 15, 2018Assignee: Mitsubishi Electric CorporationInventors: Rina Tanaka, Yasuhiro Kagawa, Naruhisa Miura, Yuji Ebiike
-
Patent number: 9954072Abstract: A silicon-carbide semiconductor device that relaxes field intensity in a gate insulating film, and that has a low ON-resistance. The silicon-carbide semiconductor device includes: an n-type silicon-carbide substrate; a drift layer formed on a topside of the n-type silicon-carbide substrate; a trench formed in the drift layer and that includes therein a gate insulating film and a gate electrode; a p-type high-concentration well region formed parallel to the trench with a spacing therefrom and that has a depth larger than that of the trench; and a p-type body region formed to have a depth that gradually increases when nearing from a position upward from the bottom end of the trench by approximately the thickness of the gate insulating film at the bottom of the trench toward the lower end of the p-type high-concentration well region.Type: GrantFiled: September 5, 2013Date of Patent: April 24, 2018Assignee: Mitsubishi Electric CorporationInventors: Rina Tanaka, Yasuhiro Kagawa, Shiro Hino, Naruhisa Miura, Masayuki Imaizumi
-
Publication number: 20180076285Abstract: A drift layer of a first conductivity type is made of silicon carbide. A body region of a second conductivity type is provided on the drift layer. A source region of the first conductivity type is provided on the body region. A source electrode is connected to the source region. A gate insulating film is provided on side and bottom surfaces of a trench which penetrates the body region and the source region. A gate electrode is provided in the trench with the gate insulating film interposed therebetween. A trench-bottom-surface protective layer of the second conductivity type provided below the bottom surface of the trench in the drift layer is electrically connected to the source electrode. The trench-bottom-surface protective layer has a high-concentration protective layer, and a first low-concentration protective layer provided below the high-concentration protective layer and having an impurity concentration lower than that of the high-concentration protective layer.Type: ApplicationFiled: November 19, 2015Publication date: March 15, 2018Applicant: Mitsubishi Electric CorporationInventors: Rina TANAKA, Yasuhiro KAGAWA, Katsutoshi SUGAWARA, Naruhisa MIURA
-
Patent number: 9825164Abstract: A silicon carbide semiconductor device includes a drift layer of a first conductivity type, a source region of the first conductivity type, an active trench formed in penetration through the source region, a base region, a termination trench formed around the active trench, a gate insulating film formed on a bottom surface, a side surface of the active trench, a gate electrode embedded and formed in the active trench with the gate insulating film interposed therebetween, a protective diffusion layer of a second conductivity type formed in a lower portion of the active trench and a part of a lower portion of the termination trench and having a first impurity concentration, and a termination diffusion layer of the second conductivity type formed on an outside of the protective diffusion layer in the lower portion of the termination trench and having a second impurity concentration lower than the first impurity concentration.Type: GrantFiled: July 31, 2014Date of Patent: November 21, 2017Assignee: Mitsubishi Electric CorporationInventors: Yasuhiro Kagawa, Rina Tanaka, Yutaka Fukui, Kohei Ebihara, Shiro Hino
-
Publication number: 20170309711Abstract: An insulated gate silicon carbide semiconductor device includes: a drift layer of a first conductivity type on a silicon carbide substrate of 4H type with a {0001} plane having an off-angle of more than 0° as a main surface; a first base region; a source region; a trench; a gate insulating film; a protective diffusion layer; and a second base region. The trench sidewall surface in contact with the second base region is a surface having a trench off-angle of more than 0° in a <0001> direction with respect to a plane parallel to the <0001> direction. The insulated gate silicon carbide semiconductor device can relieve an electric field of a gate insulating film and suppress an increase in on-resistance and provide a method for manufacturing the same.Type: ApplicationFiled: July 11, 2017Publication date: October 26, 2017Applicant: MITSUBISHI ELECTRIC CORPORATIONInventors: Yasuhiro KAGAWA, Rina TANAKA, Yutaka FUKUI, Naruhisa MIURA, Yuji ABE, Masayuki IMAIZUMI
-
Publication number: 20170301788Abstract: A trench-gate semiconductor device including an outside trench, increases reliability of an insulating film at a corner of an open end of the outside trench. The semiconductor device includes: a gate trench reaching an inner part of an n-type drift layer in a cell region; an outside trench outside the cell region; a gate electrode formed inside the gate trench through a gate insulating film; a gate line formed inside the outside trench through an insulating film; and a gate line leading portion formed through the insulating film to cover a corner of an open end of the outside trench closer to the cell region, and electrically connecting the gate electrode to the gate line, and the surface layer of the drift layer in contact with the corner has a second impurity region of p-type that is a part of the well region.Type: ApplicationFiled: September 9, 2015Publication date: October 19, 2017Applicant: Mitsubishi Electric CorporationInventors: Yutaka FUKUI, Yasuhiro KAGAWA, Kensuke TAGUCHI, Nobuo FUJIWARA, Katsutoshi SUGAWARA, Rina TANAKA
-
Patent number: 9773874Abstract: A silicon carbide semiconductor device includes trenches formed in a lattice shape on the surface of a silicon carbide substrate on which a semiconductor layer is formed, and gate electrodes formed inside of the trenches via a gate insulating film. The depth of the trenches is smaller in a portion where the trenches are crossingly formed than in a portion where the trenches are formed in parallel to each other. Consequently, the silicon carbide semiconductor device is obtained that increases a withstand voltage between the gate electrodes and corresponding drain electrodes on the semiconductor device rear surface to prevent dielectric breakdown and, at the same time, has a large area of the gate electrodes, high channel density per unit area, and low ON resistance.Type: GrantFiled: July 25, 2013Date of Patent: September 26, 2017Assignee: Mitsubishi Electric CorporationInventors: Nobuo Fujiwara, Yasuhiro Kagawa, Rina Tanaka, Yutaka Fukui
-
Publication number: 20170271323Abstract: A semiconductor device includes a base region of second conductivity type formed on a drift layer of first conductivity type, a source region of first conductivity type located in the base region, a trench passing through the base region and the source region and dividing cell regions in plan view, a protective diffusion layer of second conductivity type disposed on a bottom of the trench, a gate electrode embedded in the trench with a gate insulating film therebetween, a source electrode electrically connected to the source region, and a protective contact region disposed at each of positions of three or more cell regions and connecting the protective diffusion layer and the source electrode to each other. The protective contact regions are disposed such that a triangle whose vertices are centers of three protective contact regions located closest to one another is an acute triangle.Type: ApplicationFiled: September 16, 2015Publication date: September 21, 2017Applicant: Mitsubishi Electric CorporationInventors: Katsutoshi SUGAWARA, Yasuhiro KAGAWA, Rina TANAKA, Yutaka FUKUI
-
Patent number: 9741797Abstract: An insulated gate silicon carbide semiconductor device includes: a drift layer of a first conductivity type on a silicon carbide substrate of 4H type with a {0001} plane having an off-angle of more than 0° as a main surface; a first base region; a source region; a trench; a gate insulating film; a protective diffusion layer; and a second base region. The trench sidewall surface in contact with the second base region is a surface having a trench off-angle of more than 0° in a <0001> direction with respect to a plane parallel to the <0001> direction. The insulated gate silicon carbide semiconductor device can relieve an electric field of a gate insulating film and suppress an increase in on-resistance and provide a method for manufacturing the same.Type: GrantFiled: February 4, 2014Date of Patent: August 22, 2017Assignee: Mitsubishi Electric CorporationInventors: Yasuhiro Kagawa, Rina Tanaka, Yutaka Fukui, Naruhisa Miura, Yuji Abe, Masayuki Imaizumi
-
Patent number: 9698221Abstract: It is an object to provide the techniques capable of restraining avalanche breakdown at cells opposite to a corner portion of a gate pad. A MOSFET is provided with a corner cell, which is disposed in a region opposite to a corner portion of a gate pad in a planar view, and an internal cell, which is disposed in a region in the opposite side of the gate pad with respect to the corner cell. In a contour shape of the corner cell, a longest distance among distances each of which is shortest distance between a longest side and each of sides opposite to the longest side is equal to or less than two times of a length of one of equal sides or a short side of the internal cell.Type: GrantFiled: March 30, 2015Date of Patent: July 4, 2017Assignee: Mitsubishi Electric CorporationInventors: Katsutoshi Sugawara, Yasuhiro Kagawa, Rina Tanaka, Yutaka Fukui
-
Patent number: 9691858Abstract: A silicon carbide semiconductor device includes trenches formed in a lattice shape on the surface of a silicon carbide substrate on which a semiconductor layer is formed, and gate electrodes formed inside of the trenches via a gate insulating film. The depth of the trenches is smaller in a portion where the trenches are crossingly formed than in a portion where the trenches are formed in parallel to each other. Consequently, the silicon carbide semiconductor device is obtained that increases a withstand voltage between the gate electrodes and corresponding drain electrodes on the semiconductor device rear surface to prevent dielectric breakdown and, at the same time, has a large area of the gate electrodes, high channel density per unit area, and low ON resistance.Type: GrantFiled: July 25, 2013Date of Patent: June 27, 2017Assignee: Mitsubishi Electric CorporationInventors: Nobuo Fujiwara, Yasuhiro Kagawa, Rina Tanaka, Yutaka Fukui
-
Publication number: 20170162649Abstract: There is provided a trench-gate type semiconductor device that can prevent breakdown of a gate insulating film caused by a displacement current flowing into a protective diffusion layer at a portion of a trench underlying a gate electrode at a turn-off time and simultaneously improves a current density by narrowing a cell pitch. The semiconductor device has a gate electrode 7 embedded into a trench 5 penetrating a base region 3. The gate electrode 7 is disposed into a lattice shape in a planar view, and a protective diffusion layer 13 is formed in a drift layer 2a at the portion underlying thereof. At least one of blocks divided by the gate electrode 7 is a protective contact region 20 on which the trench 5 is entirely formed. A protective contact 21 for connecting the protective diffusion layer 13 at a bottom portion of the trench 5 and a source electrode 9 is disposed on the protective contact region 20.Type: ApplicationFiled: February 22, 2017Publication date: June 8, 2017Applicant: MITSUBISHI ELECTRIC CORPORATIONInventors: Yasuhiro KAGAWA, Akihiko FURUKAWA, Shiro HINO, Hiroshi WATANABE, Masayuki IMAIZUMI
-
Patent number: 9614029Abstract: There is provided a trench-gate type semiconductor device that can prevent breakdown of a gate insulating film caused by a displacement current flowing into a protective diffusion layer at a portion of a trench underlying a gate electrode at a turn-off time and simultaneously improves a current density by narrowing a cell pitch. The semiconductor device has a gate electrode 7 embedded into a trench 5 penetrating a base region 3. The gate electrode 7 is disposed into a lattice shape in a planar view, and a protective diffusion layer 13 is formed in a drift layer 2a at the portion underlying thereof. At least one of blocks divided by the gate electrode 7 is a protective contact region 20 on which the trench 5 is entirely formed. A protective contact 21 for connecting the protective diffusion layer 13 at a bottom portion of the trench 5 and a source electrode 9 is disposed on the protective contact region 20.Type: GrantFiled: November 2, 2015Date of Patent: April 4, 2017Assignee: Mitsubishi Electric CorporationInventors: Yasuhiro Kagawa, Akihiko Furukawa, Shiro Hino, Hiroshi Watanabe, Masayuki Imaizumi
-
Publication number: 20170053984Abstract: It is an object to provide the techniques capable of restraining avalanche breakdown at cells opposite to a corner portion of a gate pad. A MOSFET is provided with a corner cell, which is disposed in a region opposite to a corner portion of a gate pad in a planar view, and an internal cell, which is disposed in a region in the opposite side of the gate pad with respect to the corner cell. In a contour shape of the corner cell, a longest distance among distances each of which is shortest distance between a longest side and each of sides opposite to the longest side is equal to or less than two times of a length of one of equal sides or a short side of the internal cell.Type: ApplicationFiled: March 30, 2015Publication date: February 23, 2017Applicant: Mitsubishi Electric CorporationInventors: Katsutoshi SUGAWARA, Yasuhiro KAGAWA, Rina TANAKA, Yutaka FUKUI