Patents by Inventor Yasuyuki Umezaki
Yasuyuki Umezaki has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8812288Abstract: A speed converting apparatus with a load controlling function comprises a first interface unit operating for an emulation device according to a system clock of the emulation device, a second interface unit operating for an arithmetic unit according to a system clock of the arithmetic unit, and a load controlling unit controlling at least either a load of a request outputted to the emulation device on the emulation device or a load of a request outputted to the arithmetic unit on the arithmetic unit. In performance verification or connection verification of a target to be verified, the speed converting apparatus can vary a load of a request issued to the target to be verified on the target or a load issued to a verification device on the verification device, while absorbing a difference in operation speed between the target to be verified and the verification device.Type: GrantFiled: June 16, 2005Date of Patent: August 19, 2014Assignee: Fujitsu LimitedInventors: Minoru Kawarabayashi, Takayuki Shimamura, Tatekuni Onoue, Yasuyuki Umezaki
-
Patent number: 8265087Abstract: A gateway apparatus for performing transfer control of frame data between communication channels includes a routing map that stores ID information about the frame data and information about a communication channel that uses the ID information, and a search engine unit that routes the frame data to a transfer destination on the basis of the ID information of the frame data received and the routing map. The search engine unit does not transfer the frame data to the transfer destination when the ID information about the frame data received is ID information that is not used in the communication channel through which the frame data is received.Type: GrantFiled: October 26, 2007Date of Patent: September 11, 2012Assignees: Fujitsu Ten Limited, Fujitsu Semiconductor Limited, Renesas Electronics CorporationInventors: Kaoru Noumi, Susumu Nishihashi, Tomoyuki Katou, Yukio Ishikawa, Yasuyuki Umezaki, Hidetaka Ebeshu, Shigeo Koide, Yukio Fujisawa, Hiroaki Shimauchi
-
Patent number: 8122316Abstract: An error detector has a parity bit generator which generates error detection data for data strings sent from a CPU I/F to a memory, a parity checker which detects an error in the data strings output from the memory based on the error detection data, and a selector circuit which switchingly outputs the data from the parity bit generator and the data from a CPU which sends diagnostic data. While the selector circuit is switched to output the data from the CPU, based on the error detection data output from the selector circuit, the error detector conducts a failure diagnosis of error detection functions including at least one of the parity bit generator and the parity checker.Type: GrantFiled: October 25, 2007Date of Patent: February 21, 2012Assignees: Fujitsu Ten Limited, Fujitsu Semiconductor Limited, Renesas Electronics CorporationInventors: Kaoru Noumi, Susumu Nishihashi, Tomoyuki Katou, Yukio Ishikawa, Yasuyuki Umezaki, Hidetaka Ebeshu, Shigeo Koide, Yukio Fujisawa, Hiroaki Shimauchi
-
Patent number: 8027352Abstract: A gateway apparatus for performing transfer control of frame data between a plurality of different communication channels is provided with a time stamp unit for adding time stamp information to received frame data and a data discarding unit for determining processing delay of the frame data or abnormality of the apparatus by referring to the time stamp information and for deleting the time stamp information added to the frame data at the time of sending the frame data.Type: GrantFiled: October 25, 2007Date of Patent: September 27, 2011Assignees: Fujitsu Semiconductor Limited, Renesas Technology CorporationInventors: Kaoru Noumi, Susumu Nishihashi, Tomoyuki Katou, Yukio Ishikawa, Yasuyuki Umezaki, Hidetaka Ebeshu, Shigeo Koide, Yukio Fujisawa, Hiroaki Shimauchi
-
Patent number: 7787479Abstract: There is provided a gateway apparatus that controls a forwarding process of frame data between multiple communication channels, said gateway apparatus including a search engine that is respectively provided for each of the multiple communication channels to route the frame data between the multiple communication channels, and a first storage portion that is respectively provided for each of the multiple communication channels to temporarily stores the frame data routed.Type: GrantFiled: April 27, 2006Date of Patent: August 31, 2010Assignees: Fujitsu Ten Limited, Fujitsu LimitedInventors: Tomohiro Matsuo, Tsuyoshi Takatori, Kaoru Noumi, Susumu Nishihashi, Tomohide Kasame, Yukio Ishikawa, Junji Takahashi, Yasuyuki Umezaki, Akiko Furuya, Nobuaki Kawasoe, Naoto Shimoji, Masayoshi Kusumoto
-
Publication number: 20090222597Abstract: A data transfer device for storing only transfer data for which updating is necessary in the storage unit of a transfer source, transferring the transfer data by a transfer control unit, temporarily storing the transfer data in a register provided in a transfer destination circuit, transferring the transfer data stored in the register to the discontinuous storage area of the transfer destination circuit according to the map information of a map register, and transferring data for which updating is necessary to the transfer destination circuit.Type: ApplicationFiled: September 26, 2008Publication date: September 3, 2009Applicant: FUJITSU LIMITEDInventors: Yasuyuki UMEZAKI, Nobuaki KAWASOE, Hidetaka EBESHU
-
Publication number: 20080141074Abstract: An error detector has a parity bit generator which generates error detection data for data strings sent from a CPU I/F to a memory, a parity checker which detects an error in the data strings output from the memory based on the error detection data, and a selector circuit which switchingly outputs the data from the parity bit generator and the data from a CPU which sends diagnostic data. While the selector circuit is switched to output the data from the CPU, based on the error detection data output from the selector circuit, the error detector conducts a failure diagnosis of error detection functions including at least one of the parity bit generator and the parity checker.Type: ApplicationFiled: October 25, 2007Publication date: June 12, 2008Applicants: FUJITSU TEN LIMITED, FUJITSU LIMITED, RENESAS TECHNOLOGY CORP.Inventors: Kaoru Noumi, Susumu Nishihashi, Tomoyuki Katou, Yukio Ishikawa, Yasuyuki Umezaki, Hidetaka Ebeshu, Shigeo Koide, Yukio Fujisawa, Hiroaki Shimauchi
-
Publication number: 20080101393Abstract: A gateway apparatus for performing transfer control of frame data between a plurality of different communication channels is provided with a time stamp unit for adding time stamp information to received frame data and a data discarding unit for determining processing delay of the frame data or abnormality of the apparatus by referring to the time stamp information and for deleting the time stamp information added to the frame data at the time of sending the frame data.Type: ApplicationFiled: October 25, 2007Publication date: May 1, 2008Applicants: FUJITSU TEN LIMITED, FUJITSU LIMITED, RENESAS TECHNOLOGY CORP.Inventors: Kaoru Noumi, Susumu Nishihashi, Tomoyuki Katou, Yukio Ishikawa, Yasuyuki Umezaki, Hidetaka Ebeshu, Shigeo Koide, Yukio Fujisawa, Hiroaki Shimauchi
-
Publication number: 20080101394Abstract: A gateway apparatus for performing transfer control of frame data between communication channels includes a routing map that stores ID information about the frame data and information about a communication channel that uses the ID information, and a search engine unit that routes the frame data to a transfer destination on the basis of the ID information of the frame data received and the routing map. The search engine unit does not transfer the frame data to the transfer destination when the ID information about the frame data received is ID information that is not used in the communication channel through which the frame data is received.Type: ApplicationFiled: October 26, 2007Publication date: May 1, 2008Applicants: FUJITSU TEN LIMITED, FUJITSU LIMITED, RENESAS TECHNOLOGY CORPORATIONInventors: Kaoru Noumi, Susumu Nishihashi, Tomoyuki Katou, Yukio Ishikawa, Yasuyuki Umezaki, Hidetaka Ebeshu, Shigeo Koide, Yukio Fujisawa, Hiroaki Shimauchi
-
Publication number: 20060271694Abstract: There is provided a gateway apparatus that controls a forwarding process of frame data between multiple communication channels, said gateway apparatus including a search engine that is respectively provided for each of the multiple communication channels to route the frame data between the multiple communication channels, and a first storage portion that is respectively provided for each of the multiple communication channels to temporarily stores the frame data routed.Type: ApplicationFiled: April 27, 2006Publication date: November 30, 2006Applicants: FUJITSU TEN LIMITED, FUJITSU LIMITEDInventors: Tomohiro Matsuo, Tsuyoshi Takatori, Kaoru Noumi, Susumu Nishihashi, Tomohide Kasame, Yukio Ishikawa, Junji Takahashi, Yasuyuki Umezaki, Akiko Furuya, Nobuaki Kawasoe, Naoto Shimoji, Masayoshi Kusumoto
-
Publication number: 20060212285Abstract: A speed converting apparatus with a load controlling function comprises a first interface unit operating for an emulation device according to a system clock of the emulation device, a second interface unit operating for an arithmetic unit according to a system clock of the arithmetic unit, and a load controlling unit controlling at least either a load of a request outputted to the emulation device on the emulation device or a load of a request outputted to the arithmetic unit on the arithmetic unit. In performance verification or connection verification of a target to be verified, the speed converting apparatus can vary a load of a request issued to the target to be verified on the target or a load issued to a verification device on the verification device, while absorbing a difference in operation speed between the target to be verified and the verification device.Type: ApplicationFiled: June 16, 2005Publication date: September 21, 2006Applicant: Fujitsu LimitedInventors: Minoru Kawarabayashi, Takayuki Shimamura, Tatekuni Onoue, Yasuyuki Umezaki
-
Patent number: 7089407Abstract: A packet processing device which can reserve a calculation time for each instruction procedure execution unit independent of the data length of a packet by sequentially selecting an instruction procedure execution unit by a selection signal generation unit and performing a calculation on each packet when packets are consecutively input to a packet access unit is disclosed.Type: GrantFiled: February 23, 2001Date of Patent: August 8, 2006Assignee: Fujitsu LimitedInventors: Yuji Kojima, Tetsumei Tsuruoka, Yasuyuki Umezaki, Yoshitomo Shimozono
-
Patent number: 6799267Abstract: A packet processor having a general-purpose arithmetic operator and another dedicated circuit, which extracts a particular field from the general-purpose register as object field, on which the predetermined general-purpose arithmetic operation is to be performed by the general-purpose arithmetic operator and writes a result of the arithmetic operation by the general-purpose arithmetic operator into the general-purpose register as updated information of the particular field. Based on the extraction and write process of the packet field designated by software (instructions), the packet processor realizes high flexibility and high speed processing.Type: GrantFiled: December 20, 2000Date of Patent: September 28, 2004Assignee: Fujitsu LimitedInventors: Yuji Kojima, Tetsumei Tsuruoka, Kenichi Abiru, Yasuyuki Umezaki, Yoshitomo Shimozono
-
Patent number: 6654823Abstract: A packet-data-processing apparatus includes a first data-processing unit for computing information on a processing count; a memory; a second data-processing-unit for processing the input packet and storing first results in the memory; an access mechanism unit for reading out one of the first results written into the memory least recently from the memory at a request for a read operation and deleting the result of processing read out from the memory; a third data-processing unit for making the request for a read operation and carrying out processing based on the first result read out by the access control unit at the request and an input packet associated with the result of processing; and fourth data-processing unit constituting pipeline data-processing mechanism with the first and third data-processing unit.Type: GrantFiled: March 27, 2001Date of Patent: November 25, 2003Assignee: Fujitsu LimitedInventors: Satoshi Soejima, Yuji Kojima, Yasuyuki Umezaki, Tetsumei Tsuruoka, Yoshitomo Shimozono
-
Publication number: 20020019882Abstract: A packet-data-processing apparatus includes a first data-processing unit for computing information on a processing count; a memory; a second data-processing-unit for processing the input packet and storing first results in the memory; an access mechanism unit for reading out one of the first results written into the memory least recently from the memory at a request for a read operation and deleting the result of processing read out from the memory; a third data-processing unit for making the request for a read operation and carrying out processing based on the first result read out by the access control unit at the request and an input packet associated with the result of processing; and fourth data-processing unit constituting pipeline data-processing mechanism with said first and third data-processing unit.Type: ApplicationFiled: March 27, 2001Publication date: February 14, 2002Inventors: Satoshi Soejima, Yuji Kojima, Yasuyuki Umezaki, Tetsumei Tsuruoka, Yoshitomo Shimozono
-
Publication number: 20020016905Abstract: The packet processing device which can reserve a calculation time for each instruction procedure execution unit independent of the data length of a packet by sequentially selecting an instruction procedure execution unit by a selection signal generation unit and performing a calculation on each packet when packets are consecutively input to a packet access unit is disclosed.Type: ApplicationFiled: February 23, 2001Publication date: February 7, 2002Inventors: Yuji Kojima, Tetsumei Tsuruoka, Yasuyuki Umezaki, Yoshitomo Shimozono
-
Publication number: 20010020266Abstract: A packet processor having a general-purpose arithmetic operator and another dedicated circuit, which extracts a particular field from the general-purpose register as object field, on which the predetermined general-purpose arithmetic operation is to be performed by the general-purpose arithmetic operator and writes a result of the arithmetic operation by the general-purpose arithmetic operator into the general-purpose register as updated information of the particular field. Based on the extraction and write process of the packet field designated by software (instructions), the packet processor realizes high flexibility and high speed processing.Type: ApplicationFiled: December 20, 2000Publication date: September 6, 2001Applicant: FUJITSU LIMITEDInventors: Yuji Kojima, Tetsumei Tsuruoka, Kenichi Abiru, Yasuyuki Umezaki, Yoshitomo Shimozono