Patents by Inventor Yen-Hung Yeh
Yen-Hung Yeh has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240142544Abstract: A testing system includes: a dividing circuit configured to receive a testing signal and provide a plurality of input signals according to the testing signal; and a plurality of integrated power-amplifiers coupled to the dividing circuit, each of the plurality of integrated power-amplifiers being configured to be tested by receiving a respective input signal of the plurality of input signals and generating a respective output signal for a predetermined testing time.Type: ApplicationFiled: January 11, 2024Publication date: May 2, 2024Inventors: HSIEH-HUNG HSIEH, WU-CHEN LIN, YEN-JEN CHEN, TZU-JIN YEH
-
Publication number: 20240085718Abstract: An optical element driving mechanism is provided. The optical element driving mechanism includes a movable portion used for connecting an optical element, a fixed portion, and a driving assembly used for driving the movable portion to move relative to the fixed portion. The movable portion is movable relative to the fixed portion.Type: ApplicationFiled: September 7, 2023Publication date: March 14, 2024Inventors: Po-Xiang ZHUANG, Chen-Hung CHAO, Yen-Sheng LIU, Shou-Jen LIU, Yi-Ho CHEN, Yung-Hsien YEH
-
Publication number: 20240077745Abstract: An optical element driving mechanism is provided. The optical element driving mechanism includes a movable portion used for connecting an optical element, a fixed portion, and a driving assembly used for driving the movable portion to move relative to the fixed portion. The movable portion is movable relative to the fixed portion.Type: ApplicationFiled: September 7, 2023Publication date: March 7, 2024Inventors: Po-Xiang ZHUANG, Chen-Hung CHAO, Yen-Sheng LIU, Shou-Jen LIU, Yi-Ho CHEN, Yung-Hsien YEH
-
Patent number: 10177137Abstract: An electrostatic discharge (ESD) protection apparatus is provided. A first power rail provides first reference voltage. A second power rail provides a second reference voltage. A detection circuit generates a detection result according to whether ESD stress occurs on the first power rail. A first N-type MOSFET has its gate serving as a control terminal. A second N-type MOSFET has its gate serving as a second control node. An intermediate power rail provides an intermediate voltage between the first and the second reference voltages. A first switching circuit couples the first control node to the intermediate power rail or to the first power rail according to the detection result. A second switching circuit couples the second control node to the second power rail or to the first control node according to the detection result.Type: GrantFiled: February 8, 2018Date of Patent: January 8, 2019Assignee: MSTAR SEMICONDUCTOR, INC.Inventors: Federico Agustin Altolaguirre, Yen-Hung Yeh, Po-Ya Lai
-
Patent number: 10171068Abstract: An input interface circuit is provided. When a pad voltage is higher than a default operating voltage, a clamping circuit maintains the voltage at a first node at the default operating voltage. A first inverter is coupled between the first node and a second node. A voltage of a third node is adjusted along with the pad voltage (input end of a high-voltage buffering circuit) and the voltage at the second node, and causes the voltage at the third node has a same voltage change trend as the pad voltage. A second inverter is coupled between the third node and a fourth node. A voltage recovery circuit has its input end coupled to the fourth node and its output end coupled to the third node, and selectively couples the third node to a power line or a ground line according to the voltage at the fourth node.Type: GrantFiled: March 8, 2018Date of Patent: January 1, 2019Assignee: MSTAR SEMICONDUCTOR, INC.Inventors: Federico Agustin Altolaguirre, Yen-Hung Yeh
-
Patent number: 9176187Abstract: A Data acquisition apparatus for measuring purpose can be used as a Digital Multi-Meter (DMM) as well as a LCR meter, and this apparatus can be implemented in semiconductor chip adopted in a handheld case, it includes a DMM and a LCR meter. The LCR meter includes a LCR measuring circuit implemented with integrated circuit. The LCR measuring circuit includes an impedance measuring circuit and an auto-zero amplifier which bias the input offset voltage and amplify the input signal that has passed a big resistor (PTC) to make the signal have a predetermined SNR suitable for the process by the LCR measuring circuit.Type: GrantFiled: January 24, 2014Date of Patent: November 3, 2015Assignee: CYRUSTEK CORPORATIONInventor: Yen-Hung Yeh
-
Publication number: 20150028892Abstract: A Data acquisition apparatus for measuring purpose can be used as a Digital Multi-Meter (DMM) as well as a LCR meter, and this apparatus can be implemented in semiconductor chip adopted in a handheld case, it includes a DMM and a LCR meter. The LCR meter includes a LCR measuring circuit implemented with integrated circuit. The LCR measuring circuit includes an impedance measuring circuit and an auto-zero amplifier which bias the input offset voltage and amplify the input signal that has passed a big resistor (PTC) to make the signal have a predetermined SNR suitable for the process by the LCR measuring circuit.Type: ApplicationFiled: January 24, 2014Publication date: January 29, 2015Applicant: CYRUSTEK CORPORATIONInventor: Yen-Hung YEH
-
Patent number: 7573102Abstract: In an ESD protection structure and method utilizing substrate triggering for a high-voltage tolerant pad on a substrate, an ESD protection device has a source connected to the pad and a gate and a drain both connected to a ground, and a substrate-triggering control circuit is used to keep the substrate at a low voltage during a normal operation, and pumping the substrate to a high voltage during an ESD event for the ESD protection device to be triggered much easier. The substrate-triggering control circuit is implemented with an active device, thereby reducing the chip size for the circuit and the loading effect on the pad.Type: GrantFiled: August 1, 2006Date of Patent: August 11, 2009Assignee: Macronix International Co., Ltd.Inventors: Meng-Huang Liu, Chun-Hsiang Lai, Shin Su, Yen-Hung Yeh, Chia-Ling Lu, Tao-Cheng Lu
-
Patent number: 7291870Abstract: An electrostatic discharge (ESD) protection circuit coupled to an input pad comprises a diode formed in a substrate and coupled to the input pad; a P deep well formed in the substrate; an N well formed in the P deep well; a first P+ doped region in the N well; and an NMOS transistor formed on the substrate, comprising a gate, a source and a drain, wherein the drain is formed in the N well and coupled to a Vcc, and the source is formed in the P deep well; and a second P+ doped region formed in the P deep well. The ESD protection circuit uses a smaller area than the conventional ESD protection circuit.Type: GrantFiled: November 12, 2004Date of Patent: November 6, 2007Assignee: Macronix International Co., Ltd.Inventors: Chun-Hsiang Lai, Shin Su, Chia-Ling Lu, Yen-Hung Yeh, Tao-Cheng Lu
-
Patent number: 7193274Abstract: In an ESD protection structure and method utilizing substrate triggering for a high-voltage tolerant pad on a substrate, an ESD protection device has a source connected to the pad and a gate and a drain both connected to a ground, and a substrate-triggering control circuit is used to keep the substrate at a low voltage during a normal operation, and pumping the substrate to a high voltage during an ESD event for the ESD protection device to be triggered much easier. The substrate-triggering control circuit is implemented with an active device, thereby reducing the chip size for the circuit and the loading effect on the pad.Type: GrantFiled: May 27, 2004Date of Patent: March 20, 2007Assignee: Macronix International Co., Ltd.Inventors: Meng-Huang Liu, Chun-Hsiang Lai, Shin Su, Yen-Hung Yeh, Chia-Ling Lu, Tao-Cheng Lu
-
Patent number: 7187527Abstract: A device for connection between supply buses in mixed power integrated circuits includes a diode in series with a transistor with an active p-ring in a semiconductor substrate. The active p-ring surrounds the source and drain of the transistor with a conductive region having the same conductivity type as the semiconductor substrate. A control circuit coupled to the p-ring applies a bias voltage in response to an ESD event affecting the first and second conductors. The bias voltage tends to inject carriers into the semiconductor substrate which enables discharge of the short voltage pulse via a parasitic SCR in the substrate from the anode of the diode to the source of the transistor.Type: GrantFiled: September 2, 2004Date of Patent: March 6, 2007Assignee: Macronix International Co., Ltd.Inventors: Shin Su, Chun-Hsiang Lai, Cha-Ling Lu, Yen-Hung Yeh, Tao-Cheng Lu
-
Publication number: 20060273399Abstract: In an ESD protection structure and method utilizing substrate triggering for a high-voltage tolerant pad on a substrate, an ESD protection device has a source connected to the pad and a gate and a drain both connected to a ground, and a substrate-triggering control circuit is used to keep the substrate at a low voltage during a normal operation, and pumping the substrate to a high voltage during an ESD event for the ESD protection device to be triggered much easier. The substrate-triggering control circuit is implemented with an active device, thereby reducing the chip size for the circuit and the loading effect on the pad.Type: ApplicationFiled: August 1, 2006Publication date: December 7, 2006Inventors: Meng-Huang Liu, Chun-Hsiang Lai, Shin Su, Yen-Hung Yeh, Chia-Ling Lu, Tao-Cheng Lu
-
Patent number: 7087968Abstract: An ESD protection circuit is adapted for an integrated circuit with a first power source and a second power source. The ESD protection circuit comprises a first silicon controlled rectifier (SCR), a second silicon controlled rectifier, and a parasitic diode. The gate of the first silicon controlled rectifier is coupled to a first power source, and the gate of the second silicon controlled rectifier is also coupled to the first power source line.Type: GrantFiled: May 31, 2005Date of Patent: August 8, 2006Assignee: MACRONIX International Co., Ltd.Inventors: Chun-Hsiang Lai, Yen-Hung Yeh, Chia-Ling Lu
-
Patent number: 7012305Abstract: An electro-static discharge (ESD) protection circuit for a dual polarity I/O pad is provided. The protection circuit includes a substrate of first type; a deep well region of second type disposed in the first type substrate; a well region of first type disposed in the second type deep well region; a first transistor disposed over the well region of first type, wherein the first transistor has a first source, a first gate and a first drain; a second transistor disposed over the substrate of first type, wherein the second transistor has a second source, a second gate and a second drain, and the second source is connected with the first drain, and both of them are disposed in a portion of the well region of first type, the deep well region of second type and the substrate of first type; a first doped region is disposed in the first type well region and laterally adjacent to the first source; a second doped region is disposed in the substrate of first type and laterally adjacent to the second drain.Type: GrantFiled: February 12, 2004Date of Patent: March 14, 2006Assignee: MACRONIX International Co., Ltd.Inventors: Shin Su, Chun-Hsiang Lai, Chia-Ling Lu, Yen-Hung Yeh, Tao-Cheng Lu
-
Publication number: 20060044718Abstract: A device for connection between supply buses in mixed power integrated circuits includes a diode in series with a transistor with an active p-ring in a semiconductor substrate. The active p-ring surrounds the source and drain of the transistor with a conductive region having the same conductivity type as the semiconductor substrate. A control circuit coupled to the p-ring applies a bias voltage in response to an ESD event affecting the first and second conductors. The bias voltage tends to inject carriers into the semiconductor substrate which enables discharge of the short voltage pulse via a parasitic SCR in the substrate from the anode of the diode to the source of the transistor.Type: ApplicationFiled: September 2, 2004Publication date: March 2, 2006Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: Shin Su, Chun-Hsiang Lai, Cha-Ling Lu, Yen-Hung Yeh, Tao-Cheng Lu
-
Patent number: 7002849Abstract: A method for programming and erasing a non-volatile memory with a nitride tunneling layer is described. The non-volatile memory is programmed by applying a first voltage to the gate and grounding the substrate to turn on a channel between the source and the drain, and applying a second voltage to the drain and grounding the source to induce a current in the channel and thereby to generate hot electrons therein. The hot electrons are injected into a charge-trapping layer of the non-volatile and trapped therein through the nitride tunneling layer. The non-volatile memory is erased by applying a first positive bias to the drain, applying a second positive bias to the gate, and grounding the source and the substrate to generate hot electron holes in the channel region. The hot electron holes are injected into the charge-trapping layer through the nitride tunneling layer.Type: GrantFiled: November 5, 2004Date of Patent: February 21, 2006Assignee: MACRONIX International Co., Ltd.Inventors: Tso-Hung Fan, Yen-Hung Yeh, Kwang-Yang Chan, Mu-Yi Liu, Tao-Cheng Lu
-
Publication number: 20050269641Abstract: An electrostatic discharge (ESD) protection circuit coupled to an input pad comprises a diode formed in a substrate and coupled to the input pad; a P deep well formed in the substrate; an N well formed in the P deep well; a first P+ doped region in the N well; and an NMOS transistor formed on the substrate, comprising a gate, a source and a drain, wherein the drain is formed in the N well and coupled to a Vcc, and the source is formed in the P deep well; and a second P+ doped region formed in the P deep well. The ESD protection circuit uses a smaller area than the conventional ESD protection circuit.Type: ApplicationFiled: November 12, 2004Publication date: December 8, 2005Inventors: Chun-Hsiang Lai, Shin Su, Chia-Ling Lu, Yen-Hung Yeh, Tao-Cheng Lu
-
Patent number: 6919607Abstract: A structure of a 2-bit mask ROM device and a fabrication method thereof are provided. The memory structure includes a substrate, a gate structure, a 2-bit coding implantation region, a spacer, a buried drain region, an isolation structure and a word line. The gate structure is disposed on the substrate, while the coding implantation region is located in the substrate under the side of the gate structure. Further, at least one spacer is arranged beside the side of the gate structure and a buried drain region is disposed in the substrate beside the side of the spacer. Moreover, the buried drain region and the coding implantation region further comprise a buffer region in between. Additionally, an insulation structure is arranged on the substrate that is above the buried drain region, while the word lien is disposed on the gate structure.Type: GrantFiled: May 8, 2002Date of Patent: July 19, 2005Assignee: MACRONIX International Co., Ltd.Inventors: Mu-Yi Liu, Kwang-Yang Chan, Yen-Hung Yeh, Tso-Hung Fan, Tao-Cheng Lu
-
Publication number: 20050133868Abstract: An electro-static discharge (ESD) protection circuit for a dual polarity I/O pad is provided. The protection circuit includes a substrate of first type; a deep well region of second type disposed in the first type substrate; a well region of first type disposed in the second type deep well region; a first transistor disposed over the well region of first type, wherein the first transistor has a first source, a first gate and a first drain; a second transistor disposed over the substrate of first type, wherein the second transistor has a second source, a second gate and a second drain, and the second source is connected with the first drain, and both of them are disposed in a portion of the well region of first type, the deep well region of second type and the substrate of first type; a first doped region is disposed in the first type well region and laterally adjacent to the first source; a second doped region is disposed in the substrate of first type and laterally adjacent to the second drain.Type: ApplicationFiled: February 12, 2004Publication date: June 23, 2005Inventors: Shin Su, Chun-Hsiang Lai, Chia-Ling Lu, Yen-Hung Yeh, Tao-Cheng Lu
-
Publication number: 20050082597Abstract: A method for programming and erasing a non-volatile memory with a nitride tunneling layer is described. The non-volatile memory is programmed by applying a first voltage to the gate and grounding the substrate to turn on a channel between the source and the drain, and applying a second voltage to the drain and grounding the source to induce a current in the channel and thereby to generate hot electrons therein. The hot electrons are injected into a charge-trapping layer of the non-volatile and trapped therein through the nitride tunneling layer. The non-volatile memory is erased by applying a first positive bias to the drain, applying a second positive bias to the gate, and grounding the source and the substrate to generate hot electron holes in the channel region. The hot electron holes are injected into the charge-trapping layer through the nitride tunneling layer.Type: ApplicationFiled: November 5, 2004Publication date: April 21, 2005Inventors: Tso-Hung Fan, Yen-Hung Yeh, Kwang-Yang Chan, Mu-Yi Liu, Tao-Cheng Lu