Patents by Inventor Yen Long Lee
Yen Long Lee has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11128304Abstract: A clock and data recovery device and a jitter tolerance enhancement method thereof are provided. The clock and data recovery device includes a clock and data recovery circuit and a jitter tolerance enhancement circuit. A data input terminal of the clock and data recovery circuit is suitable for receiving a data signal. The clock and data recovery circuit recovers the data signal to a clock. The jitter tolerance enhancement circuit is coupled to the data input terminal of the clock and data recovery circuit to receive the data signal. The jitter tolerance enhancement circuit detects a correlation between the data signal and the clock and correspondingly adjusts a loop gain of the clock and data recovery circuit according to the correlation.Type: GrantFiled: May 21, 2020Date of Patent: September 21, 2021Assignee: Novatek Microelectronics Corp.Inventors: Yun-Sheng Yao, Shen-Iuan Liu, Yen-Long Lee, Peng-Yu Chen, Chih-Hao Huang, Yao-Hung Kuo
-
Patent number: 9559705Abstract: A clock and data recovery (CDR) circuit is provided. A phase detection circuit receives an input signal and a clock signal to output a first voltage signal. A first comparing circuit determines whether the first voltage signal is within a voltage range to output a first up signal and a first down signal. A counting circuit updates a counting value according to the input signal and the clock signal. A second comparing circuit determines whether the counting value is within a value range to output a second up signal and a second down signal. A selection circuit outputs a second voltage signal according to the first up signal, the first down signal, the second up signal, and the second down signal. A voltage controlled oscillator outputs the clock signal according to the first voltage signal and the second voltage signal.Type: GrantFiled: November 27, 2015Date of Patent: January 31, 2017Assignees: NCKU RESEARCH AND DEVELOPMENT FOUNDATION, HIMAX TECHNOLOGIES LIMITEDInventors: Soon-Jyh Chang, Yen-Long Lee, Chung-Ming Huang, Yen-Chi Chen
-
Patent number: 9331822Abstract: A clock and data recovery circuit and a method for estimating jitter tolerance thereof are provided. A first phase signal is generated by a phase detector, and a second phase signal is used to generate a clock signal. The second phase signal is set to be identical to the first phase signal during an operation mode. A counting is started and the first phase signal is inversed to generate the second phase signal during a test mode. Whether a data signal has an error is determined. The counting is stopped to generate a count value when determining that the data signal has the error during the test mode. A tracing speed is computed according to the count value and a predetermined unit interval.Type: GrantFiled: July 8, 2015Date of Patent: May 3, 2016Assignees: NCKU RESEARCH AND DEVELOPMENT FOUNDATION, HIMAX TECHNOLOGIES LIMITEDInventors: Soon-Jyh Chang, Yu-Po Cheng, Yen-Long Lee, Chung-Ming Huang
-
Patent number: 9148276Abstract: A half-rate clock and data recovery (CDR) circuit includes a first and a second gated voltage-controlled oscillators (GVCOs) and a first and a second frequency detectors. The first frequency detector generates a first output current according to a reference signal and a second divided clock, and the second frequency detector generates a second output current according to a first divided clock and the second divided clock. A loop filter converts either the first output current or the second output current to a first control voltage to control the second clock, and generates a second control voltage according to the first control voltage to control the first clock. A lock detector receives the reference signal and the second divided clock, and accordingly generates a lock signal.Type: GrantFiled: February 17, 2014Date of Patent: September 29, 2015Assignees: NCKU Research and Development Foundation, Himax Technologies LimitedInventors: Soon-Jyh Chang, Yen-Long Lee, Jin-Fu Lin
-
Publication number: 20150236845Abstract: A half-rate clock and data recovery (CDR) circuit includes a first and a second gated voltage-controlled oscillators (GVCOs) and a first and a second frequency detectors. The first frequency detector generates a first output current according to a reference signal and a second divided clock, and the second frequency detector generates a second output current according to a first divided clock and the second divided clock. A loop filter converts either the first output current or the second output current to a first control voltage to control the second clock, and generates a second control voltage according to the first control voltage to control the first clock. A lock detector receives the reference signal and the second divided clock, and accordingly generates a lock signal.Type: ApplicationFiled: February 17, 2014Publication date: August 20, 2015Applicants: Himax Technologies Limited, NCKU Research and Development FoundationInventors: Soon-Jyh Chang, Yen-Long Lee, Jin-Fu Lin
-
Patent number: 9088449Abstract: An adaptive switched-capacitor equalizer includes a first variable capacitor that is switchably connected between an input voltage and an output voltage, and a second variable capacitor that is switchably connected between the input voltage and the output voltage. The equalizer operates in a sequence of three phases, in a first phase of which the first variable is reset; in a second phase of which the first variable capacitor and the second variable capacitor are electrically connected in parallel between the input voltage and the output voltage; in a third phase of which calibration is performed according to the input voltages received in sequence.Type: GrantFiled: February 17, 2014Date of Patent: July 21, 2015Assignees: NCKU Research and Development Foundation, Himax Technologies LimitedInventors: Soon-Jyh Chang, Yen-Long Lee, Chung-Ming Huang
-
Patent number: 8457269Abstract: A clock and data recovery (CDR) architecture which includes a frequency detector, a phase detector, a phase charge pump circuit, a frequency charge pump circuit and a voltage controlled oscillator is provided. The phase detector is configured to only include four AND gates to receive and evaluate the intermediate signals, generated by the frequency detector, and accordingly generate a phase control signal. The voltage controlled oscillator is configured to output a plurality of clock signals with different phases according to the current signals outputted from the phase and frequency charge pump circuits, and select at least one of the plurality of clock signals with different phases for sampling a data signal.Type: GrantFiled: October 27, 2011Date of Patent: June 4, 2013Assignees: NCKU Research and Development Foundation, Himax Technologies LimitedInventors: Soon-Jyh Chang, Yen Long Lee, Chung-Ming Huang
-
Publication number: 20130108001Abstract: A clock and data recovery (CDR) architecture which includes a frequency detector, a phase detector, a phase charge pump circuit, a frequency charge pump circuit and a voltage controlled oscillator is provided. The phase detector is configured to only include four AND gates to receive and evaluate the intermediate signals, generated by the frequency detector, and accordingly generate a phase control signal. The voltage controlled oscillator is configured to output a plurality of clock signals with different phases according to the current signals outputted from the phase and frequency charge pump circuits, and select at least one of the plurality of clock signals with different phases for sampling a data signal.Type: ApplicationFiled: October 27, 2011Publication date: May 2, 2013Applicants: HIMAX TECHNOLOGIES LIMITED, NCKU RESEARCH AND DEVELOPMENT FOUNDATIONInventors: Soon-Jyh CHANG, Yen Long Lee, CHUNG-MING HUANG