Patents by Inventor Yeow Khai Chang
Yeow Khai Chang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9628062Abstract: A 24-transistor D flip-flop circuit operates in a sampling mode when a clock signal has a first voltage state, and a holding mode when the clock signal has a second voltage state. The flip-flop circuit includes an internal control node coupled to a reference voltage node by way of a transistor controllable to couple the internal control node to the reference voltage node when the clock signal has the second voltage state. The flip-flop has very low power dissipation as it includes a 4-transistor change-sense component to detect changes in input data. The change-sense component is coupled in series with the transistor and receives an indication of an input voltage state of the flip-flop circuit and an indication of an output voltage state of the flip-flop circuit, and inhibits toggling of the internal control node if the indicated input voltage state and the indicated output voltage state are the same.Type: GrantFiled: June 13, 2016Date of Patent: April 18, 2017Assignee: FREESCALE SEMICONDUCTOR, INC.Inventors: Van-Loi Le, Tae-Hyoung Kim, Juhui Li, Alan Yeow Khai Chang
-
Patent number: 8713239Abstract: A host controller is suitable for transferring data in transactions, each transaction being described by a transfer descriptor, and the transactions include split transactions. The transfer descriptor for a split transaction includes a bit which may be set to indicate whether the split transaction is a start split or a complete split transaction, and, once a transaction comprising split transactions has been started by a first split transaction, subsequent split transactions are generated automatically until the transaction is complete.Type: GrantFiled: June 9, 2005Date of Patent: April 29, 2014Assignee: NXP B.V.Inventors: Yeow Khai Chang, Weng Fei Moo
-
Patent number: 7747808Abstract: An electronic device, operating as a USB host, has an embedded processor and a system memory, connected by a memory bus. A host controller integrated circuit does not need to master the system memory, but instead acts purely as a slave. The embedded processor is then adapted to write the data to the host controller integrated circuit in the form of transfer-based transactions.Type: GrantFiled: May 12, 2004Date of Patent: June 29, 2010Assignee: ST-Ericsson SAInventors: Chee Yu Ng, Yeow Khai Chang, Kawshol Sharma, Bart Vertenten
-
Patent number: 7640385Abstract: A bus station in the form of a hardware dongle, operates in conjunction with a USB Device running suitable software. When the bus station determines that a bus host is connected to a first bus communication port thereof, it acts as a transceiver to allow conventional bus communications between said bus host and a bus device connected to a second bus communication port thereof. When the bus station determines that a bus device running suitable software is connected to the first bus communication port thereof, it acts as an alternate host to allow bus communications between said bus device connected to the first bus communication port and a bus device connected to a second bus communication port.Type: GrantFiled: May 22, 2003Date of Patent: December 29, 2009Assignee: ST-Ericsson SAInventors: Chee Yu Ng, Yeow Khai Chang, Jerome Tjia, Kawshol Sharma
-
Patent number: 7493408Abstract: A method of transferring bulk and control data from a first device to a second device over a USB bus comprises storing transfer descriptors, each including a transfer descriptor header and payload data, in a buffer memory in the first device. The data is read in packets for transfer to the second device, with packets being read from the transfer descriptors cyclically. When the first and second transfer descriptor headers, in first and second transfer descriptors respectively, define a common endpoint, data packets are read from only the first transfer descriptor, until such time as it is detected that all data packets from the first transfer descriptor have been transmitted, and thereafter data packets are read from the second transfer descriptor.Type: GrantFiled: May 19, 2004Date of Patent: February 17, 2009Assignee: NXP, B. V.Inventors: Yeow Khai Chang, Jerome Tjia, Weng Fei Moo
-
Patent number: 7058747Abstract: The invention relates to a bus system comprising a first station and a second station coupled by a bus for transferring data and control signals. The bus is conceived to operate according to a protocol in which the first station repeatedly sends requests to the second station. The first station comprises a processor, a bus interface, and a buffer coupled to said interruptible processor and said bus interface, the processor being operable to generate request properties for the requests to be sent by the first station. Furthermore, the processor is operable to handle said data items. The buffer is operable to store said request properties. The bus interface is operable to generate said requests from said stored request properties and to repeatedly send said requests.Type: GrantFiled: September 24, 2002Date of Patent: June 6, 2006Assignee: Koninklijke Philips Electronics N.V.Inventors: Yeow Khai Chang, Zhenyu Zhang
-
Patent number: 7043589Abstract: The invention relates to a bus system comprising a first station and a second station coupled by a bus for transferring data and control signals. The bus is conceived to operate according to a protocol in which the first station repeatedly sends requests to said second station and the second station responds to the requests. The first station comprises an interruptible processor and a bus interface. The bus interface is operable to interrupt the interruptible processor upon reception of selected responses of the second station. The interruptible processor is operable to handle the interrupts of the bus interface.Type: GrantFiled: September 24, 2002Date of Patent: May 9, 2006Assignee: Koninklijke Philips Electronics N.V.Inventors: Yeow Khai Chang, Zhenyu Zhang
-
Patent number: 7028111Abstract: The invention relates to a bus system comprising a first station (202) and a second station (203), (204), coupled by a bus for transferring messages, said bus being designed to operate in accordance with a protocol in which said first station (202) periodically sends messages in a predetermined order to the second station (203), (204), wherein said first station (202) comprises an interruptible processor (206), a memory element (208) comprising a buffer (501, 502), and a bus interface (207), wherein said interruptible processor (206) can be operated so as to generate a plurality of series of message properties; wherein said processor (206) can further be operated so as to issue a first series of message properties from among said plurality of series of message properties to said buffer (501, 503), and upon receipt of an interrupt signal from said bus interface issues a second series of message properties from among said plurality of series of message properties; wherein said buffer (501, 502) has a storageType: GrantFiled: September 25, 2002Date of Patent: April 11, 2006Assignee: Koninklijke Philips Electronics N.V.Inventors: Yeow Khai Chang, Ying Zou
-
Publication number: 20030101308Abstract: The invention relates to a bus system comprising a first station (202) and a second station (203, 204) coupled by a bus for transferring data and control signals. The bus is conceived to operate according to a protocol in which the first station (202) repeatedly sends requests to the second station (203, 204). The first station (202) comprises a processor (206), a bus interface (207), and a buffer (208) coupled to said interruptible processor and said bus interface, the processor (206) being operable to generate request properties for the requests to be sent by the first station (202). Furthermore, the processor (206) is operable to handle said data items. The buffer (208) is operable to store said request properties. The bus interface (207) is operable to generate said requests from said stored request properties and to repeatedly send said requests.Type: ApplicationFiled: September 24, 2002Publication date: May 29, 2003Inventors: Yeow Khai Chang, Zhenyu Zhang
-
Publication number: 20030101298Abstract: The invention relates to a bus system comprising a first station (202) and a second station (203, 204) coupled by a bus for transferring data and control signals. The bus is conceived to operate according to a protocol in which the first station (202) repeatedly sends requests to said second station (203, 204) and the second station responds to the requests. The first station (202) comprises an interruptible processor (206) and a bus interface (207). The bus interface (207) is operable to interrupt the interruptible processor (206) upon reception of selected responses of the second station (203, 204). The interruptible processor (206) is operable to handle the interrupts of the bus interface (207).Type: ApplicationFiled: September 24, 2002Publication date: May 29, 2003Inventors: Yeow Khai Chang, Zhenyu Zhang
-
Publication number: 20030101311Abstract: The invention relates to a bus system comprising a first station (202) and a second station (203), (204), coupled by a bus for transferring messages, said bus being designed to operate in accordance with a protocol in which said first station (202) periodically sends messages in a predetermined order to the second station (203), (204), whereinType: ApplicationFiled: September 25, 2002Publication date: May 29, 2003Inventors: Yeow Khai Chang, Ying Zou