Patents by Inventor Yi Jin Kwon
Yi Jin Kwon has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240163139Abstract: Disclosed herein is an apparatus for receiving data from memory. The apparatus receives a data signal and a clock signal output from memory and includes a Decision Feedback Equalizer (DFE) including two or more differential signal path units configured to determine and output an output value corresponding to the data signal. Each of the two or more differential signal path units may determine a current output value by reflecting a previous output value fed back from a different one of the two or more differential signal path units in such a way that they operate at different clocks, and may include an offset control unit configured to adjust an offset at an input stage and a feedback control unit configured to change a load of an output stage using the previous output value fed back from the different one of the two or more differential signal path units.Type: ApplicationFiled: November 10, 2023Publication date: May 16, 2024Applicant: Electronics and Telecommunications Research InstituteInventors: Young-deuk JEON, Young-Su KWON, Yi-Gyeong KIM, Su-Jin PARK, Min-Hyung CHO, Jae-Woong CHOI
-
Patent number: 10410727Abstract: A non-volatile memory (NVM) includes at least one memory unit region, each including a memory array and having first memory cells in the odd columns and second memory cells in the even columns. Corresponding to each memory unit region, the NVM includes a multiplexer including first bit line decoders and second bit line decoders, a comparator circuit including a first input terminal and a second input terminal, and a bias generation circuit generating a bias voltage. When reading a data information from a first memory cell, a first output voltage of the first memory cell is sent to the first input terminal and the bias voltage is sent to the second input terminal. When reading a data information from a second memory cell, a second output voltage of the second memory cell is sent to the second input terminal and the bias voltage is sent to the first input terminal.Type: GrantFiled: July 5, 2017Date of Patent: September 10, 2019Assignees: Semiconductor Manufacturing International (Shanghai) Corporation, Semiconductor Manufacturing International (Beijing) CorporationInventors: Yi Jin Kwon, Hao Ni, Jim Chia-Ming Hsu, Xiao Yan Liu
-
Patent number: 10382040Abstract: A high voltage level shifting circuit and related semiconductor devices are presented. The circuit comprises: a level conversion circuit that converts an input signal with a first high voltage to an output signal with a second high voltage; a first switch having a first node connected to a first power source and a second node connected to a control node of a first transistor; a second switch having a first node connected to the control node of the first transistor and a second node connected to a first connection node; and a switch control circuit connected to the first switch and the second switch and controls them not to be close at the same time. By adding these two switches to the level conversion circuit, this inventive concept substantially lowers the static current generated during a high voltage level conversion process.Type: GrantFiled: July 20, 2018Date of Patent: August 13, 2019Assignees: SEMICONDUCTOR MANUFACTURING INTERNATIONAL (SHANGHAI) CORPORATION, SEMICONDUCTOR MANUFACTURING INTERNATIONAL (BEIJING) CORPORATIONInventors: Yi Jin Kwon, Hao Ni, Chang Wei Yin, Hong Yu
-
Publication number: 20190036532Abstract: A high voltage level shifting circuit and related semiconductor devices are presented. The circuit comprises: a level conversion circuit that converts an input signal with a first high voltage to an output signal with a second high voltage; a first switch having a first node connected to a first power source and a second node connected to a control node of a first transistor; a second switch having a first node connected to the control node of the first transistor and a second node connected to a first connection node; and a switch control circuit connected to the first switch and the second switch and controls them not to be close at the same time. By adding these two switches to the level conversion circuit, this inventive concept substantially lowers the static current generated during a high voltage level conversion process.Type: ApplicationFiled: July 20, 2018Publication date: January 31, 2019Inventors: Yi Jin Kwon, Hao Ni, Chang Wei Yin, Hong Yu
-
Patent number: 9953689Abstract: A memory device may include the following elements: a first memory cell; a first word line for transmitting a first control signal to control an electrical connection in the first memory cell; a first bit line connected to the first memory cell; a first transistor, wherein a first terminal of the first transistor is connected to the first bit line; a second memory cell; a second word line for transmitting a second control signal to control an electrical connection in the second memory cell; a second bit line connected to the second memory cell; a second transistor, wherein a first terminal of the second transistor is connected to the second bit line; and a sense amplifier having a first input terminal connected to a second terminal of the first transistor and having a second input terminal connected to a second terminal of the second transistor.Type: GrantFiled: December 28, 2016Date of Patent: April 24, 2018Assignee: SEMICONDUCTOR MANUFACTURING INTERNATIONAL (SHANGHAI) CORPORATIONInventors: Yi Jin Kwon, Hao Ni, Hong Yu, Chuntian Yu
-
Publication number: 20180012664Abstract: A non-volatile memory (NVM) includes at least one memory unit region, each including a memory array and having first memory cells in the odd columns and second memory cells in the even columns. Corresponding to each memory unit region, the NVM includes a multiplexer including first bit line decoders and second bit line decoders, a comparator circuit including a first input terminal and a second input terminal, and a bias generation circuit generating a bias voltage. When reading a data information from a first memory cell, a first output voltage of the first memory cell is sent to the first input terminal and the bias voltage is sent to the second input terminal. When reading a data information from a second memory cell, a second output voltage of the second memory cell is sent to the second input terminal and the bias voltage is sent to the first input terminal.Type: ApplicationFiled: July 5, 2017Publication date: January 11, 2018Inventors: Yi Jin KWON, Hao NI, Jim Chia-Ming HSU, Xiao Yan LIU
-
Patent number: 9768778Abstract: A high voltage level shifter includes a first high-voltage P-channel metal oxide semiconductor (HVPMOS) transistor, a second HVPMOS transistor, a discharge transistor having a first native high-voltage N-channel metal oxide semiconductor (HVNMOS) transistor and a first low-voltage N-channel metal oxide semiconductor (LVNMOS) transistor connected in series, and an avalanche transistor having a second HVNMOS transistor and a second LVNMOS transistor connected in series.Type: GrantFiled: April 7, 2016Date of Patent: September 19, 2017Assignee: Semiconductor Manufacturing International (Shanghai) CorporationInventors: Yi Jin Kwon, Hao Ni, Yu Cheng, Hong Yu
-
Publication number: 20170110167Abstract: A memory device may include the following elements: a first memory cell; a first word line for transmitting a first control signal to control an electrical connection in the first memory cell; a first bit line connected to the first memory cell; a first transistor, wherein a first terminal of the first transistor is connected to the first bit line; a second memory cell; a second word line for transmitting a second control signal to control an electrical connection in the second memory cell; a second bit line connected to the second memory cell; a second transistor, wherein a first terminal of the second transistor is connected to the second bit line; and a sense amplifier having a first input terminal connected to a second terminal of the first transistor and having a second input terminal connected to a second terminal of the second transistor.Type: ApplicationFiled: December 28, 2016Publication date: April 20, 2017Inventors: Yi Jin KWON, Hao NI, Hong YU, Chuntian YU
-
Patent number: 9570115Abstract: A memory device may include the following elements: a first memory cell; a first word line for transmitting a first control signal to control an electrical connection in the first memory cell; a first bit line connected to the first memory cell; a first transistor, wherein a first terminal of the first transistor is connected to the first bit line; a second memory cell; a second word line for transmitting a second control signal to control an electrical connection in the second memory cell; a second bit line connected to the second memory cell; a second transistor, wherein a first terminal of the second transistor is connected to the second bit line; and a sense amplifier having a first input terminal connected to a second terminal of the first transistor and having a second input terminal connected to a second terminal of the second transistor.Type: GrantFiled: November 17, 2015Date of Patent: February 14, 2017Assignee: SEMICONDUCTOR MANUFACTURING INTERNATIONAL (SHANGHAI) CORPORATIONInventors: Yi Jin Kwon, Hao Ni, Hong Yu, Chuntian Yu
-
Publication number: 20160336940Abstract: A high voltage level sifter includes a first high-voltage P-channel metal oxide semiconductor (HVPMOS) transistor, a second HVPMOS transistor, a discharge transistor having a first native high-voltage N-channel metal oxide semiconductor (HVNMOS) transistor and a first low-voltage N-channel metal oxide semiconductor (LVNMOS) transistor connected in series, and an avalanche transistor having a second HVNMOS transistor and a second LVNMOS transistor connected in series.Type: ApplicationFiled: April 7, 2016Publication date: November 17, 2016Inventors: YI JIN KWON, HAO NI, YU CHENG, HONG YU
-
Publication number: 20160163366Abstract: A memory device may include the following elements: a first memory cell; a first word line for transmitting a first control signal to control an electrical connection in the first memory cell; a first bit line connected to the first memory cell; a first transistor, wherein a first terminal of the first transistor is connected to the first bit line; a second memory cell; a second word line for transmitting a second control signal to control an electrical connection in the second memory cell; a second bit line connected to the second memory cell; a second transistor, wherein a first terminal of the second transistor is connected to the second bit line; and a sense amplifier having a first input terminal connected to a second terminal of the first transistor and having a second input terminal connected to a second terminal of the second transistor.Type: ApplicationFiled: November 17, 2015Publication date: June 9, 2016Inventors: Yi Jin KWON, Hao NI, Hong YU, Chuntian YU
-
Patent number: 8045390Abstract: A system for operating a memory device includes a memory array having a number of memory cells and a set of dynamic reference cells coupled to the memory cells in word lines. Each of the dynamic reference provides the associated memory cells with a dynamic reference value for determining a status of at least one of the associated memory cells. The dynamic reference value is capable of reflecting a variation in a threshold value of at least one of the associated memory cells.Type: GrantFiled: March 21, 2008Date of Patent: October 25, 2011Assignee: Macronix International Co., Ltd.Inventors: Jongoh Kim, Yi-Jin Kwon, Cheng-Jye Liu
-
Patent number: 7881121Abstract: A read operation method is provided for a flash memory array having a plurality of memory cells, wordlines, even bitlines, odd bitlines and a plurality of bitline transistors. The method includes pre-charging the plurality of even bitlines to about Vcc/n and pre-charging the plurality of odd bitlines to ground. The current flowing to/from a first bit location in each of the memory cells is selectively sensed. A logical state is determined from the sensed current for the first bit location in each of the memory cells. The method also includes pre-charging the plurality of odd bitlines to about Vcc/n and pre-charging the plurality of even bitlines to ground. The current flowing to/from a second bit location in each of the memory cells is selectively sensed. A logical state is determined from the sensed current for the second bit location in each of the memory cells.Type: GrantFiled: September 25, 2006Date of Patent: February 1, 2011Assignee: MACRONIX International Co., Ltd.Inventors: Jongoh Kim, Yi-Jin Kwon, Cheng-Jye Liu
-
Publication number: 20090237991Abstract: A system for operating a memory device comprises a memory array having a number of memory cells and a set of dynamic reference cells coupled to the memory cells in word lines. Each of the dynamic reference provides the associated memory cells with a dynamic reference value for determining a status of at least one of the associated memory cells. The dynamic reference value is capable of reflecting a variation in a threshold value of at least one of the associated memory cells.Type: ApplicationFiled: March 21, 2008Publication date: September 24, 2009Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: Jongoh KIM, Yi-Jin KWON, Cheng-Jye LIU
-
Publication number: 20080084753Abstract: A read operation method is provided for a flash memory array having a plurality of memory cells, wordlines, even bitlines, odd bitlines and a plurality of bitline transistors. The method includes pre-charging the plurality of even bitlines to about Vcc/n and pre-charging the plurality of odd bitlines to ground. The current flowing to/from a first bit location in each of the memory cells is selectively sensed. A logical state is determined from the sensed current for the first bit location in each of the memory cells. The method also includes pre-charging the plurality of odd bitlines to about Vcc/n and pre-charging the plurality of even bitlines to ground. The current flowing to/from a second bit location in each of the memory cells is selectively sensed. A logical state is determined from the sensed current for the second bit location in each of the memory cells.Type: ApplicationFiled: September 25, 2006Publication date: April 10, 2008Applicant: Macronix International Co., Ltd.Inventors: Jongoh Kim, Yi-Jin Kwon, Cheng-Jye Liu
-
Patent number: 7015743Abstract: Provided is related to a redundancy IO fuse circuit of a semiconductor device. The redundancy IO fuse circuit is advantageous to enhancing an overall processing speed of a redundancy operation by preventing a voltage drop by a threshold voltage due to an NMOS transistor, by reducing back bias effects, preventing a decrease of noise margins at an inverter connected to an IO bus, and by improving time delay property involved in current reduction according to variation of operation mode.Type: GrantFiled: June 29, 2004Date of Patent: March 21, 2006Assignee: Hynix Semiconductor Inc.Inventors: Young Soo Park, Yi Jin Kwon
-
Patent number: 6865118Abstract: The Disclosed is a boosting circuit. A boosting voltage (VBOOT) is rapidly increased to a given voltage level in two steps by using a preboosting circuit unit and a bootstrap circuit unit. The boosting voltage (VBOOT) is dropped through a clamp circuit unit to generate a final target voltage. Therefore, it is possible to make fast read access time in a read operation, minimize consumption of current and generate a stabilized word line voltage (W/L).Type: GrantFiled: December 18, 2003Date of Patent: March 8, 2005Assignee: Hynix Semiconductor Inc.Inventor: Yi Jin Kwon
-
Patent number: 6865116Abstract: The present invention relates to a clamp circuit and a boosting circuit using the same. In order to drop a boosting voltage to a target word line voltage, at least one or more clamp circuit is provided. At least one or more of the clamp circuits are independently driven in a desired sensing period to lower the boosting voltage. Thus, rapid read access time is accomplished upon a data read operation. Current consumption can be minimized and a stabilized word line voltage can be generated.Type: GrantFiled: December 27, 2002Date of Patent: March 8, 2005Assignee: Hynix Semiconductor Inc.Inventors: Dae Han Kim, Yi Jin Kwon
-
Publication number: 20040240279Abstract: The Disclosed is a boosting circuit. A boosting voltage (VBOOT) is rapidly increased to a given voltage level in two steps by using a preboosting circuit unit and a bootstrap circuit unit. The boosting voltage (VBOOT) is dropped through a clamp circuit unit to generate a final target voltage. Therefore, it is possible to make fast read access time in a read operation, minimize consumption of current and generate a stabilized word line voltage (W/L).Type: ApplicationFiled: December 18, 2003Publication date: December 2, 2004Inventor: Yi Jin Kwon
-
Patent number: 6724245Abstract: The present invention relates to a boosting circuit. A boosting voltage (VBOOT) is dropped to a given voltage level through a pre-select clamp circuit and the boosting voltage (VBOOT) is again dropped through a clamp circuit, depending on the power supply voltage, so that a final target word line voltage is generated. Accordingly, a read access time is rapid upon a read operation, the current consumption is minimized and a stabilized word line voltage can be generated.Type: GrantFiled: December 27, 2002Date of Patent: April 20, 2004Assignee: Hynix SemiconductorInventors: Yi Jin Kwon, Dae Han Kim