Patents by Inventor Yimin Lu
Yimin Lu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240152474Abstract: An on-chip integrated circuit, a data processing device and a method are provided. The on-chip integrated circuit includes: a processor circuit and an accelerator circuit. The processor circuit includes a processor and a data storage area, the processor is connected to the data storage area through a first bus in the processor circuit. The accelerator circuit includes an accelerator and a second bus, the accelerator is connected to the second bus, and the second bus is bridged with the first bus corresponding to the data storage area, to perform data interaction between the accelerator and the data storage area, which can reduce the congestion on a bus of the processor and improve the quality of service of the application.Type: ApplicationFiled: January 17, 2024Publication date: May 9, 2024Inventors: Yimin CHEN, Shan LU, Chuang ZHANG, Junmou ZHANG, Yuanlin CHENG, Jian WANG
-
Patent number: 11959164Abstract: This invention provides a process or fabrication method of forming broadband anti-reflective (AR) coating over the mid-IR fluoride fiber for high power laser applications in mid-IR wavelength range. The AR coating consists of multiple-pair Lithium fluoride (LiF) and Al2O3, and was deposited by electron beam physical vapor deposition with an iron assistant source at low temperature (<60° C.). A thin encapsulation layer of Al2O3 was applied over the AR coating by atomic layer deposition technology. The measurements show the coating has a reflectivity of <1-1.5% in the range of 1.5-5.5 ?m. The laser induced damage threshold (LIDT) test shows the damage threshold is greater than 8.9 MW/cm2 with no sign of any damage on the coating exposed to atmosphere. The durability and environmental tests of the AR coating with PVD coated encapsulation layer show good humidity resistance in open air and no degradation of film quality and optical performance are observed.Type: GrantFiled: March 10, 2022Date of Patent: April 16, 2024Inventors: Yimin Hu, Feng Niu, Wei Lu
-
Patent number: 11914540Abstract: An on-chip integrated circuit, a data processing device and a method are provided. The on-chip integrated circuit includes: a processor circuit and an accelerator circuit. The processor circuit includes a processor and a data storage area, the processor is connected to the data storage area through a first bus in the processor circuit. The accelerator circuit includes an accelerator and a second bus, the accelerator is connected to the second bus, and the second bus is bridged with the first bus corresponding to the data storage area, to perform data interaction between the accelerator and the data storage area, which can reduce the congestion on a bus of the processor and improve the quality of service of the application.Type: GrantFiled: May 5, 2022Date of Patent: February 27, 2024Assignee: Lemon Inc.Inventors: Yimin Chen, Shan Lu, Chuang Zhang, Junmou Zhang, Yuanlin Cheng, Jian Wang
-
Patent number: 11593115Abstract: The present disclosure discloses an instruction execution device, a processor including the instruction execution device, a system on chip, and a method for executing a data storage instruction in the processor. The method includes: splitting the data storage instruction into a first split instruction and a second split instruction, wherein the first split instruction is associated with an address operand of the data storage instruction, and the second split instruction is associated with a data operand of the data storage instruction; executing the first split instruction to determine a data storage address corresponding to the address operand; executing the second split instruction to acquire data content corresponding to the data operand; and storing the acquired data content to the determined data storage address in a data storage region. The present disclosure further discloses a corresponding instruction execution device, a processor including the execution device and a system on chip.Type: GrantFiled: March 20, 2020Date of Patent: February 28, 2023Assignee: Alibaba Group Holding LimitedInventors: Yimin Lu, Xiaoyan Xiang
-
Patent number: 11487680Abstract: An apparatus and a method are disclosed. In the apparatus, a memory management unit includes: a first cache unit, adapted to store a plurality of first source operands and one first write address; a second cache unit, adapted to store at least one pair of a second source operand and a second destination address; a write cache module, adapted to discriminate between destination addresses of a plurality of store instructions, so as to store, in the first cache unit, a plurality of source operands corresponding to consecutive destination addresses, and to store, in the second cache unit, non-consecutive destination addresses and source operands corresponding to the non-consecutive destination addresses, where the first write address is an initial address of the consecutive destination addresses; and a bus transmission module, adapted to transmit the plurality of first source operands and the first write address in the first cache unit to a memory through a bus in a write burst transmission mode.Type: GrantFiled: September 10, 2020Date of Patent: November 1, 2022Assignee: ALIBABA GROUP HOLDING LIMITEDInventors: Xiaoyan Xiang, Yimin Lu, Chaojun Zhao
-
Patent number: 11436146Abstract: A storage control apparatus, a storage control method, a processing apparatus, and a computer system are disclosed. The storage control apparatus includes: an address detection unit, adapted to detect whether any jump of physical addresses to which sequentially arriving write access requests are mapped occurs; and a logic control unit, adapted to use a no-write allocate policy if a cache is not hit and no jump of the physical addresses to which the plurality of sequentially arriving write access requests are mapped occurs, where in the no-write allocate policy, if a quantity of continuous jumps of the physical addresses to which the plurality of sequentially arriving write access requests are mapped is less than a preset quantity, the logic control unit keeps using the no-write allocate policy, where the preset quantity is greater than 1.Type: GrantFiled: July 24, 2020Date of Patent: September 6, 2022Assignee: Alibaba Group Holding LimitedInventors: Yimin Lu, Xiaoyan Xiang, Taotao Zhu, Chaojun Zhao
-
Patent number: 11429391Abstract: A processor core, a processor, an apparatus, and an instruction processing method are disclosed. The processor core includes: an instruction fetch unit, where the instruction fetch unit includes a speculative execution predictor and the speculative execution predictor compares a program counter of a memory access instruction with a table entry stored in the speculative execution predictor and marks the memory access instruction; a scheduler unit adapted to adjust a send order of marked memory access instructions and send the marked memory access instructions according to the send order; an execution unit adapted to execute the memory access instructions according to the send order. In the instruction fetch unit, a memory access instruction is marked according to a speculative execution prediction result. In the scheduler unit, a send order of memory access instructions is determined according to the marked memory access instruction and the memory access instructions are sent.Type: GrantFiled: August 27, 2020Date of Patent: August 30, 2022Assignee: Alibaba Group Holding LImitedInventors: Dongqi Liu, Chang Liu, Yimin Lu, Tao Jiang, Chaojun Zhao
-
Publication number: 20210097009Abstract: An apparatus and a method are disclosed. In the apparatus, a memory management unit includes: a first cache unit, adapted to store a plurality of first source operands and one first write address; a second cache unit, adapted to store at least one pair of a second source operand and a second destination address; a write cache module, adapted to discriminate between destination addresses of a plurality of store instructions, so as to store, in the first cache unit, a plurality of source operands corresponding to consecutive destination addresses, and to store, in the second cache unit, non-consecutive destination addresses and source operands corresponding to the non-consecutive destination addresses, where the first write address is an initial address of the consecutive destination addresses; and a bus transmission module, adapted to transmit the plurality of first source operands and the first write address in the first cache unit to a memory through a bus in a write burst transmission mode.Type: ApplicationFiled: September 10, 2020Publication date: April 1, 2021Inventors: Xiaoyan XIANG, Yimin LU, Chaojun ZHAO
-
Publication number: 20210089318Abstract: A processor core, a processor, an apparatus, and an instruction processing method are disclosed. The processor core includes: an instruction fetch unit, where the instruction fetch unit includes a speculative execution predictor and the speculative execution predictor compares a program counter of a memory access instruction with a table entry stored in the speculative execution predictor and marks the memory access instruction; a scheduler unit adapted to adjust a send order of marked memory access instructions and send the marked memory access instructions according to the send order; an execution unit adapted to execute the memory access instructions according to the send order. In the instruction fetch unit, a memory access instruction is marked according to a speculative execution prediction result. In the scheduler unit, a send order of memory access instructions is determined according to the marked memory access instruction and the memory access instructions are sent.Type: ApplicationFiled: August 27, 2020Publication date: March 25, 2021Inventors: Dongqi LIU, Chang LIU, Yimin LU, Tao JIANG, Chaojun ZHAO
-
Publication number: 20210089469Abstract: A processor core, a processor, an apparatus, and a method are disclosed. The processor core is coupled to a translation lookaside buffer and a first memory. The processor core further includes a memory processing module that includes: an instruction processing unit, adapted to identify a virtual memory operation instruction and send the virtual memory operation instruction to a bus request transceiver module; the bus request transceiver module, adapted to send the virtual memory operation instruction to an external interconnection unit; a forwarding request transceiver unit, adapted to receive the virtual memory operation instruction broadcast by the interconnection unit and send the virtual memory operation instruction to the virtual memory operation unit; and the virtual memory operation unit, adapted to perform a virtual memory operation according to the virtual memory operation instruction. An initiation core sends the virtual memory operation instruction to the interconnection unit.Type: ApplicationFiled: July 24, 2020Publication date: March 25, 2021Inventors: Taotao ZHU, Yimin LU, Xiaoyan XIANG, Chen CHEN
-
Publication number: 20210089459Abstract: A storage control apparatus, a storage control method, a processing apparatus, and a computer system are disclosed. The storage control apparatus includes: an address detection unit, adapted to detect whether any jump of physical addresses to which sequentially arriving write access requests are mapped occurs; and a logic control unit, adapted to use a no-write allocate policy if a cache is not hit and no jump of the physical addresses to which the plurality of sequentially arriving write access requests are mapped occurs, where in the no-write allocate policy, if a quantity of continuous jumps of the physical addresses to which the plurality of sequentially arriving write access requests are mapped is less than a preset quantity, the logic control unit keeps using the no-write allocate policy, where the preset quantity is greater than 1.Type: ApplicationFiled: July 24, 2020Publication date: March 25, 2021Inventors: Yimin LU, Xiaoyan XIANG, Taotao ZHU, Chaojun ZHAO
-
Publication number: 20210089305Abstract: Embodiments of the present disclosure provide methods and apparatuses for an instruction executing method. The method can include: receiving an address-unaligned data load instruction, the data load instruction instructing to read target data from a memory; acquiring a first part of data of the target data from a buffer; acquiring a second part of data of the target data from the memory; and merging the first part of data and the second part of data to obtain the target data.Type: ApplicationFiled: September 22, 2020Publication date: March 25, 2021Inventors: Yimin LU, Xiaoyan Xiang
-
Publication number: 20200310816Abstract: The present disclosure discloses an instruction execution device, a processor including the instruction execution device, a system on chip, and a method for executing a data storage instruction in the processor. The method includes: splitting the data storage instruction into a first split instruction and a second split instruction, wherein the first split instruction is associated with an address operand of the data storage instruction, and the second split instruction is associated with a data operand of the data storage instruction; executing the first split instruction to determine a data storage address corresponding to the address operand; executing the second split instruction to acquire data content corresponding to the data operand; and storing the acquired data content to the determined data storage address in a data storage region. The present disclosure further discloses a corresponding instruction execution device, a processor including the execution device and a system on chip.Type: ApplicationFiled: March 20, 2020Publication date: October 1, 2020Inventors: Yimin LU, Xiaoyan XIANG
-
Patent number: 10570262Abstract: The present disclosure provides an edible gelatin base film and preparation method thereof, relating to material fields. The preparation method can improve the mechanical property of the film. The films prepared by the method have antibacterial properties, low-temperature stability and high-temperature dissolution, environmental-friendly components. The method includes the following steps: a) preparing gel nanoparticles; b) preparing bacterial cellulose nanoparticles; c) preparing the gelatin base film: mixing pullulan, glycerin, nisin, antibacterial peptide, the gel nanoparticles obtained from step a) and the bacterial cellulose nanoparticles obtained from step b), ultrasonically degassing, then being subjected to coating and drying to obtain the gelatin base film. The preparation method is used to prepare an edible gelatin base film.Type: GrantFiled: April 24, 2019Date of Patent: February 25, 2020Assignee: NINGXIA JINBOLE FOOD TECHNOLOGY CO., LTD.Inventors: Yuzhu Wu, Zheng Li, Yimin Lu
-
Publication number: 20190248971Abstract: The present disclosure provides an edible gelatin base film and preparation method thereof, relating to material fields. The preparation method can improve the mechanical property of the film. The films prepared by the method have antibacterial properties, low-temperature stability and high-temperature dissolution, environmental-friendly components. The method includes the following steps: a) preparing gel nanoparticles; b) preparing bacterial cellulose nanoparticles; c) preparing the gelatin base film: mixing pullulan, glycerin, nisin, antibacterial peptide, the gel nanoparticles obtained from step a) and the bacterial cellulose nanoparticles obtained from step b), ultrasonically degassing, then being subjected to coating and drying to obtain the gelatin base film. The preparation method is used to prepare an edible gelatin base film.Type: ApplicationFiled: April 24, 2019Publication date: August 15, 2019Inventors: Yuzhu Wu, Zheng Li, Yimin Lu