Patents by Inventor Yo Han JEONG
Yo Han JEONG has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10091032Abstract: An equalization circuit may include a buffer configured to sense an input signal according to a reference voltage. The equalization circuit may include a reference voltage generator configured to generate the reference voltage. The reference voltage may be changed in conformity with noise of the input signal.Type: GrantFiled: July 24, 2017Date of Patent: October 2, 2018Assignee: SK hynix Inc.Inventors: Kwan Su Shon, Yo Han Jeong
-
Patent number: 10090828Abstract: A duty-cycle correction circuit may include a delayed clock generation unit suitable for generating a plurality of delayed clocks by delaying a target clock by different delay values, an up/down signal generation unit suitable for selecting a delayed clock having a delay value corresponding to a first section of the target clock, and generating an up/down signal according to the lengths of a second section of the target clock and the first section of the selected delayed clock, a duty-cycle control code generation unit suitable for generating a duty-cycle control code in response to the up/down signal, a duty-cycle adjusting unit suitable for generating a duty-cycle correction clock by adjusting the duty-cycle of a source clock, and a control unit suitable for enabling the delayed clock generation unit during a duty-cycle correction period, and disabling the delayed clock generation unit during periods except for the duty-cycle correction period.Type: GrantFiled: July 17, 2017Date of Patent: October 2, 2018Assignee: SK Hynix Inc.Inventor: Yo-Han Jeong
-
Patent number: 10083763Abstract: An impedance calibration circuit may be provided. The impedance calibration circuit may include an adjusting circuit. The adjusting circuit may be configured to generate a calibration code based on a variation voltage, which may be applied to a calibration node coupled to a calibration pad, and a reference voltage. The adjusting circuit may be configured to apply a voltage, which may be generated according to a control signal generated based on an operational voltage mode in accordance with the calibration code, to the calibration node. The adjusting circuit may include a plurality of leg circuits. At least one of the leg circuits may include a plurality of legs configured to be selectively coupled to the calibration node based on the control signal.Type: GrantFiled: February 3, 2017Date of Patent: September 25, 2018Assignee: SK hynix Inc.Inventors: Dong Wook Jang, Kwan Su Shon, Yo Han Jeong
-
Publication number: 20180205377Abstract: An impedance calibration circuit includes a first detection unit configured to generate a first pull-up impedance detection signal according to a resistance value of an internal reference resistor, a second detection unit configured to generate a second pull-up impedance detection signal according to a resistance value of an external reference resistor coupled to an external reference resistor pad, a switching unit configured to select the first pull-up impedance detection signal or the second pull-up impedance detection signal according to the internal impedance calibration enable signal and output the selected pull-up impedance detection signal, and an impedance calibration signal generation unit configured to generate a plurality of impedance calibration signals according to an output of the switching unit.Type: ApplicationFiled: March 13, 2018Publication date: July 19, 2018Applicant: SK hynix Inc.Inventor: Yo Han JEONG
-
Publication number: 20180175844Abstract: A duty-cycle correction circuit may include a delayed clock generation unit suitable for generating a plurality of delayed clocks by delaying a target clock by different delay values, an up/down signal generation unit suitable for selecting a delayed clock having a delay value corresponding to a first section of the target clock, and generating an up/down signal according to the lengths of a second section of the target clock and the first section of the selected delayed clock, a duty-cycle control code generation unit suitable for generating a duty-cycle control code in response to the up/down signal, a duty-cycle adjusting unit suitable for generating a duty-cycle correction clock by adjusting the duty-cycle of a source clock, and a control unit suitable for enabling the delayed clock generation unit during a duty-cycle correction period, and disabling the delayed clock generation unit during periods except for the duty-cycle correction period.Type: ApplicationFiled: July 17, 2017Publication date: June 21, 2018Inventor: Yo-Han JEONG
-
Publication number: 20180114586Abstract: An impedance calibration circuit may be provided. The impedance calibration circuit may include an adjusting circuit. The adjusting circuit may be configured to generate a calibration code based on a variation voltage, which may be applied to a calibration node coupled to a calibration pad, and a reference voltage. The adjusting circuit may be configured to apply a voltage, which may be generated according to a control signal generated based on an operational voltage mode in accordance with the calibration code, to the calibration node. The adjusting circuit may include a plurality of leg circuits. At least one of the leg circuits may include a plurality of legs configured to be selectively coupled to the calibration node based on the control signal.Type: ApplicationFiled: February 3, 2017Publication date: April 26, 2018Applicant: SK hynix Inc.Inventors: Dong Wook JANG, Kwan Su SHON, Yo Han JEONG
-
Patent number: 9948298Abstract: An impedance calibration circuit includes a first detection unit configured to generate a first pull-up impedance detection signal according to a resistance value of an internal reference resistor, a second detection unit configured to generate a second pull-up impedance detection signal according to a resistance value of an external reference resistor coupled to an external reference resistor pad, a switching unit configured to select the first pull-up impedance detection signal or the second pull-up impedance detection signal according to the internal impedance calibration enable signal and output the selected pull-up impedance detection signal, and an impedance calibration signal generation unit configured to generate a plurality of impedance calibration signals according to an output of the switching unit.Type: GrantFiled: December 13, 2016Date of Patent: April 17, 2018Assignee: SK hynix Inc.Inventor: Yo Han Jeong
-
Publication number: 20180019751Abstract: An impedance calibration circuit includes a first detection unit configured to generate a first pull-up impedance detection signal according to a resistance value of an internal reference resistor, a second detection unit configured to generate a second pull-up impedance detection signal according to a resistance value of an external reference resistor coupled to an external reference resistor pad, a switching unit configured to select the first pull-up impedance detection signal or the second pull-up impedance detection signal according to the internal impedance calibration enable signal and output the selected pull-up impedance detection signal, and an impedance calibration signal generation unit configured to generate a plurality of impedance calibration signals according to an output of the switching unit.Type: ApplicationFiled: December 13, 2016Publication date: January 18, 2018Inventor: Yo Han JEONG
-
Patent number: 9859910Abstract: An analog to digital converter includes a first DAC unit configured to vary a level of a reference voltage output through a first node according to a first code, a second DAC unit coupled in parallel to the first DAC unit on the basis of the first node and configured to vary the level of the reference voltage according to a second code, a comparator configured to generate a comparison result signal by comparing an input voltage and the reference voltage, and at least one register array configured to store the first code and the second code with initial values and store the first code and the second code by varying values of the first code and the second code according to the comparison result signal.Type: GrantFiled: June 26, 2017Date of Patent: January 2, 2018Assignee: SK hynix Inc.Inventors: Dong Hyun Kim, Soon Ku Kang, Kwan Su Shon, Yo Han Jeong, Eun Ji Choi
-
Publication number: 20170324593Abstract: An equalization circuit may include a buffer configured to sense an input signal according to a reference voltage. The equalization circuit may include a reference voltage generator configured to generate the reference voltage. The reference voltage may be changed in conformity with noise of the input signal.Type: ApplicationFiled: July 24, 2017Publication date: November 9, 2017Applicant: SK hynix Inc.Inventors: Kwan Su SHON, Yo Han JEONG
-
Publication number: 20170324592Abstract: An equalization circuit may include a buffer configured to sense an input signal according to a reference voltage. The equalization circuit may include a reference voltage generator configured to generate the reference voltage. The reference voltage may be changed in conformity with noise of the input signal.Type: ApplicationFiled: July 24, 2017Publication date: November 9, 2017Applicant: SK hynix Inc.Inventors: Kwan Su SHON, Yo Han JEONG
-
Patent number: 9787506Abstract: An equalization circuit may include a buffer configured to sense an input signal according to a reference voltage. The equalization circuit may include a reference voltage generator configured to generate the reference voltage. The reference voltage may be changed in conformity with noise of the input signal.Type: GrantFiled: December 31, 2015Date of Patent: October 10, 2017Assignee: SK hynix Inc.Inventors: Kwan Su Shon, Yo Han Jeong
-
Publication number: 20170179956Abstract: A duty cycle correction circuit may include: a phase mixing section capable of mixing a first integrated signal generated by integrating a positive clock signal, with a first compensation signal generated by differentiating and integrating the positive clock signal and a negative clock signal, respectively, to generate a first phase-mixed signal, and mixing a second integrated signal generated by integrating the negative clock signal, with a second compensation signal generated by integrating and differentiating the positive clock signal and the negative clock signal, respectively, to generate a second phase-mixed signal; and a noise removal section capable of receiving and removing a common mode noise between the first phase-mixed signal and the second phase-mixed signal by adjusting a cross-point therebetween, and outputting first and second duty-corrected clock signals.Type: ApplicationFiled: May 5, 2016Publication date: June 22, 2017Inventors: Hyun-Bae LEE, Yo-Han JEONG
-
Patent number: 9667252Abstract: A duty cycle correction circuit may include: a phase mixing section capable of mixing a first integrated signal generated by integrating a positive clock signal, with a first compensation signal generated by differentiating and integrating the positive clock signal and a negative clock signal, respectively, to generate a first phase-mixed signal, and mixing a second integrated signal generated by integrating the negative clock signal, with a second compensation signal generated by integrating and differentiating the positive clock signal and the negative clock signal, respectively, to generate a second phase-mixed signal; and a noise removal section capable of receiving and removing a common mode noise between the first phase-mixed signal and the second phase-mixed signal by adjusting a cross-point therebetween, and outputting first and second duty-corrected clock signals.Type: GrantFiled: May 5, 2016Date of Patent: May 30, 2017Assignee: SK Hynix Inc.Inventors: Hyun-Bae Lee, Yo-Han Jeong
-
Publication number: 20170063577Abstract: An equalization circuit may include a buffer configured to sense an input signal according to a reference voltage. The equalization circuit may include a reference voltage generator configured to generate the reference voltage. The reference voltage may be changed in conformity with noise of the input signal.Type: ApplicationFiled: December 31, 2015Publication date: March 2, 2017Inventors: Kwan Su SHON, Yo Han JEONG
-
Patent number: 9508454Abstract: Disclosed are a semiconductor memory device and an operation method thereof. The semiconductor memory device includes a main buffer suitable for storing input data during a first operation period of a write operation, a repair operation unit suitable for selectively latching the input data based on whether the input data is used for repair during the first operation period of the write operation; a repair buffer suitable for storing the latched input data during a second operation period subsequent to the first operation period, and a column operation unit suitable for controlling an operation to write the input data stored in the main buffer or the repair buffer in a main memory cell or a repair memory cell during the second operation period of the write operation.Type: GrantFiled: August 6, 2015Date of Patent: November 29, 2016Assignee: SK Hynix Inc.Inventors: Yo-Han Jeong, Ho-Youb Cho, Seong-Je Park, Chang-Won Yang, Seong-Sik Park
-
Patent number: 9478267Abstract: A semiconductor memory apparatus may include a memory cell array. The semiconductor memory apparatus may include an impedance calibration circuit configured to perform an impedance matching operation by generating an impedance code based on a voltage of an interface node determined by an external reference resistor or an internal reference resistor unit according to whether or not to the external reference resistor is coupled to the impedance calibration circuit. The semiconductor memory apparatus may include a data input/output (I/O) driver configured to receive input data from the memory cell array and generate output data in response to the impedance code.Type: GrantFiled: July 31, 2015Date of Patent: October 25, 2016Assignee: SK hynix Inc.Inventors: Yo Han Jeong, Kwan Su Shon
-
Publication number: 20160260502Abstract: Disclosed are a semiconductor memory device and an operation method thereof. The semiconductor memory device includes a main buffer suitable for storing input data during a first operation period of a write operation, a repair operation unit suitable for selectively latching the input data based on whether the input data is used for repair during the first operation period of the write operation; a repair buffer suitable for storing the latched input data during a second operation period subsequent to the first operation period, and a column operation unit suitable for controlling an operation to write the input data stored in the main buffer or the repair buffer in a main memory cell or a repair memory cell during the second operation period of the write operation.Type: ApplicationFiled: August 6, 2015Publication date: September 8, 2016Inventors: Yo-Han JEONG, Ho-Youb CHO, Seong-Je PARK, Chang-Won YANG, Seong-Sik PARK
-
Publication number: 20110080330Abstract: A multiband antenna system installed onto a circuit board of a mobile device is provided. The antenna system includes a planar dielectric substrate, an upper conductor formed on an upper surface of the dielectric substrate and shaped as a coplanar wave guide and includes first and second ground parts and a radiator, and a lower conductor formed on the lower surface of the dielectric substrate and shaped as a coplanar wave guide and includes third and fourth ground parts and an electrode part, via-holes that pass through the dielectric substrate and are electrically connected to the first ground part to the third, the second ground part to the fourth, and the radiator to the electrode part, respectively, and solder balls connect the electrode part to an electric wire of the circuit board and also the third and fourth ground parts to the ground of the circuit board.Type: ApplicationFiled: October 7, 2010Publication date: April 7, 2011Applicants: SAMSUNG ELECTRONICS CO. LTD., INDUSTRY-UNIVERSITY COOPERATION FOUNDATION SOKANG UNIVERSITYInventors: Joong Hee LEE, Yong JEE, Young Min SEO, Yo Han JEONG