Patents by Inventor Yoel Hayon
Yoel Hayon has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11636907Abstract: An Integrated Circuit (IC) includes a non-volatile memory (NVM) and secure power-up circuitry. The NVM is configured to store an operational state of the IC. The secure power-up circuitry is configured to (i) during a power-up sequence of the IC, perform a first readout of the operational state from the NVM while a supply voltage of the IC is within a first voltage range, (ii) if the operational state read from the NVM in the first readout is a state that permits access to a sensitive resource of the IC, verify that the supply voltage is within a second voltage range, more stringent than the first voltage range, and then perform a second readout of the operational state from the NVM, and (iii) initiate a responsive action in response to a discrepancy between the operational states read from the NVM in the first readout and in the second readout.Type: GrantFiled: June 30, 2020Date of Patent: April 25, 2023Assignee: NUVOTON TECHNOLOGY CORPORATIONInventors: Ziv Hershman, Yoel Hayon, Moshe Alon
-
Patent number: 11520940Abstract: A security device includes a bus interface and circuitry. The bus interface is coupled to a bus connecting between a host device and a peripheral device. The circuitry is configured to receive, via the bus interface, a clock signal of the bus, and to produce a delayed clock signal relative to the clock signal. The circuitry is further configured to monitor, using the clock signal, transactions communicated between the host device and the peripheral device, in response to identifying a given transaction, of which a portion is expected to be delayed by a predefined time delay relative to the clock signal, to sample the portion of the given transaction using the delayed clock signal, and in response to identifying, based on the sampled portion, that the given transaction violates a security policy, to apply a security action.Type: GrantFiled: June 21, 2020Date of Patent: December 6, 2022Assignee: NUVOTON TECHNOLOGY CORPORATIONInventors: Ziv Hershman, Victor Adrian Flachs, Natan Keiren, Joram Peer, Yoel Hayon
-
Publication number: 20210407610Abstract: An Integrated Circuit (IC) includes a non-volatile memory (NVM) and secure power-up circuitry. The NVM is configured to store an operational state of the IC. The secure power-up circuitry is configured to (i) during a power-up sequence of the IC, perform a first readout of the operational state from the NVM while a supply voltage of the IC is within a first voltage range, (ii) if the operational state read from the NVM in the first readout is a state that permits access to a sensitive resource of the IC, verify that the supply voltage is within a second voltage range, more stringent than the first voltage range, and then perform a second readout of the operational state from the NVM, and (iii) initiate a responsive action in response to a discrepancy between the operational states read from the NVM in the first readout and in the second readout.Type: ApplicationFiled: June 30, 2020Publication date: December 30, 2021Inventors: Ziv Hershman, Yoel Hayon, Moshe Alon
-
Publication number: 20210397753Abstract: A security device includes a bus interface and circuitry. The bus interface is coupled to a bus connecting between a host device and a peripheral device. The circuitry is configured to receive, via the bus interface, a clock signal of the bus, and to produce a delayed clock signal relative to the clock signal. The circuitry is further configured to monitor, using the clock signal, transactions communicated between the host device and the peripheral device, in response to identifying a given transaction, of which a portion is expected to be delayed by a predefined time delay relative to the clock signal, to sample the portion of the given transaction using the delayed clock signal, and in response to identifying, based on the sampled portion, that the given transaction violates a security policy, to apply a security action.Type: ApplicationFiled: June 21, 2020Publication date: December 23, 2021Inventors: Ziv Hershman, Victor Adrian Flachs, Natan Keiren, Joram Peer, Yoel Hayon
-
Patent number: 10776527Abstract: A security device includes an interface and a processor. The interface is configured for connecting to a bus that serves one or more peripheral devices, at least one of the peripheral devices being a memory device. The processor is connected to the bus in addition to the peripheral devices, and is configured to hold a definition that distinguishes between authorized and unauthorized transactions with the memory device, to identify on the bus a transaction in which a bus-master device attempts to access the memory device, and to initiate a responsive action in response to identifying that the transaction is unauthorized in accordance with the definition.Type: GrantFiled: September 12, 2019Date of Patent: September 15, 2020Assignee: NUVOTON TECHNOLOGY CORPORATIONInventors: Ziv Hershman, Yoel Hayon, Natan Keren, Moshe Alon
-
Publication number: 20200004994Abstract: A security device includes an interface and a processor. The interface is configured for connecting to a bus that serves one or more peripheral devices, at least one of the peripheral devices being a memory device. The processor is connected to the bus in addition to the peripheral devices, and is configured to hold a definition that distinguishes between authorized and unauthorized transactions with the memory device, to identify on the bus a transaction in which a bus-master device attempts to access the memory device, and to initiate a responsive action in response to identifying that the transaction is unauthorized in accordance with the definition.Type: ApplicationFiled: September 12, 2019Publication date: January 2, 2020Inventors: Ziv Hershman, Yoel Hayon, Natan Keren, Moshe Alon
-
Patent number: 10521363Abstract: An Integrated circuit (IC) device accommodating a circuit and associated control module, being operative to determine an apparatus characteristic in accordance with one out of few selectable characteristics. The circuit is operative in conjunction with more than three of a plurality of external passive circuits corresponding to the plurality of apparatus characteristics, and includes (N?1) digital I/O pins. The control module is operative to: (i) in response to a series of triggering signals, generate samples of the digital I/O pin's state that correspond to a plurality of different sequences of states when each of the plurality of external circuits is respectively applied to the pin and (ii) determining, from the samples, which of the plurality of different sequences of states has occurred that corresponds to the individual external circuit that has been applied to the pin; and (iii) determining an individual apparatus characteristic which corresponds to the determined sequence.Type: GrantFiled: November 23, 2016Date of Patent: December 31, 2019Assignee: NUVOTON TECHNOLOGY CORPORATIONInventors: Victor Flachs, Yoel Hayon
-
Publication number: 20180143917Abstract: An Integrated circuit (IC) device accommodating a circuit and associated control module, being operative to determine an apparatus characteristic in accordance with one out of few selectable characteristics. The circuit is operative in conjunction with more than three of a plurality of external passive circuits corresponding to the plurality of apparatus characteristics, and includes (N?1) digital I/O pins. The control module is operative to: (i) in response to a series of triggering signals, generate samples of the digital I/O pin's state that correspond to a plurality of different sequences of states when each of the plurality of external circuits is respectively applied to the pin and (ii) determining, from the samples, which of the plurality of different sequences of states has occurred that corresponds to the individual external circuit that has been applied to the pin; and (iii) determining an individual apparatus characteristic which corresponds to the determined sequence.Type: ApplicationFiled: November 23, 2016Publication date: May 24, 2018Applicant: NUVOTON TECHNOLOGY CORPORATIONInventors: Victor FLACHS, Yoel HAYON
-
Publication number: 20080273113Abstract: Apparatus for display processing includes a host interface, which is arranged to accept graphical information from a first computer. A first display head is arranged to produce a first digital video signal including first frames representing the graphical information at a first frame rate, for displaying the graphical information on a local display of the first computer. A second display head is arranged to produce a second digital video signal including second frames representing the graphical information at a second frame rate that is lower than the first frame rate. A video redirection module is arranged to regulate a transmission rate of the second digital video signal from the second display head, to capture the second frames that are generated by the second display head and to forward the captured frames to a second computer.Type: ApplicationFiled: May 2, 2007Publication date: November 6, 2008Inventors: Yoel Hayon, Oved Oz, Joram Peer, Uri Trichter
-
Patent number: 7423642Abstract: A method for capturing images includes associating the pixels with tiles. An input data sequence representing respective current values of the pixels of a currently-captured image frame is accepted. Within each of at least some of the tiles, the current values are compared with respective reference values of the pixels of a reference frame stored in a frame buffer in order to detect variations between the current and reference values. When a variation is detected at a given pixel, the current value is written into the frame buffer in place of a corresponding reference value, and the tile is marked as a changed tile. Subsequent pixel values belonging to the changed tile are written into the frame buffer without comparing the current values of the subsequent pixels to the respective reference values, thereby replacing the reference frame with the currently-captured image frame.Type: GrantFiled: December 14, 2005Date of Patent: September 9, 2008Assignee: Winbond Electronics CorporationInventors: Joram Peer, Yoel Hayon
-
Publication number: 20080002894Abstract: A method for detecting changes in a sequence of images includes dividing each of the images into tiles, each tile including a group of pixels. A tile signature representing the pixel values of the pixels of a given tile using a single numerical value is defined, such that a change in the signature is indicative of a change in at least one of the pixel values of the pixels of the given tile. Reference signatures of the tiles of a first image in the sequence are computed and stored. Current signatures of the tiles of a second image in the sequence are computed. An indication of changed tiles in the second image with respect to the first image is outputted by comparing the respective current signatures to the respective reference signatures of the tiles.Type: ApplicationFiled: June 29, 2006Publication date: January 3, 2008Applicant: WINBOND ELECTRONICS CORPORATIONInventors: Yoel Hayon, Uri Trichter, Boaz Tabachnik
-
Publication number: 20070132771Abstract: A method for capturing images includes associating the pixels with tiles. An input data sequence representing respective current values of the pixels of a currently-captured image frame is accepted. Within each of at least some of the tiles, the current values are compared with respective reference values of the pixels of a reference frame stored in a frame buffer in order to detect variations between the current and reference values. When a variation is detected at a given pixel, the current value is written into the frame buffer in place of a corresponding reference value, and the tile is marked as a changed tile. Subsequent pixel values belonging to the changed tile are written into the frame buffer without comparing the current values of the subsequent pixels to the respective reference values, thereby replacing the reference frame with the currently-captured image frame.Type: ApplicationFiled: December 14, 2005Publication date: June 14, 2007Applicant: Winbond Israel Ltd.Inventors: Joram Peer, Yoel Hayon