Patents by Inventor Yohei YASUDA
Yohei YASUDA has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11977777Abstract: A semiconductor device includes a relay chip configured to be connected to a host; a first chip connected to the relay chip via a first channel; and a second chip connected to the relay chip via a second channel. The relay chip is configured to receive, from the host, a first enable signal for selecting the first channel and a second enable signal for selecting the second channel. During a first period in which the first enable signal is maintained at a non-active level and the second enable signal is maintained at an active level, the relay chip is configured to perform, in parallel, a first data transfer operation via the first channel and a first command issuing operation via the second channel.Type: GrantFiled: February 25, 2022Date of Patent: May 7, 2024Assignee: KIOXIA CORPORATIONInventor: Yohei Yasuda
-
Publication number: 20230267978Abstract: A semiconductor device includes: a drift detection circuit that retrieves a previously-determined first delay amount of a reference signal passing through a circuit element at a first timing, determines a second delay amount of the reference signal passing through the circuit element at a second timing, and outputs a drift amount that is a difference between the first and second delay amounts; and a delay amount adjustment circuit that retrieves a previously-determined third delay amount of a first signal transmitted to an external device at the first timing, determines a fourth delay amount based on the third delay amount and the drift amount as a delay amount to be applied to the first signal in a period after the second timing, and transmits the first signal to which the fourth delay amount has been applied, to the external device.Type: ApplicationFiled: August 25, 2022Publication date: August 24, 2023Inventor: Yohei YASUDA
-
Patent number: 11550507Abstract: A timing detection circuit includes: a delay circuit in which a plurality of cascade connected delay elements are arranged in a matrix; a plurality of odd-numbered row column lines provided in each column for each set by dividing odd-numbered rows into a plurality of sets; a plurality of even-numbered row column lines provided in each column for each set by dividing even-numbered rows into a plurality of sets; a first logical operation circuit performs a logical operation on levels of the odd-numbered row column lines and outputs a first operation result to a second latch; a second logical operation circuit performs a logical operation on levels of the plurality of even-numbered row column lines and outputs a second operation result to a third latch; and a control circuit given the first operation result and controls charging of the odd-numbered and even-numbered row column lines based on the second clock.Type: GrantFiled: February 5, 2021Date of Patent: January 10, 2023Assignee: KIOXIA CORPORATIONInventor: Yohei Yasuda
-
Publication number: 20220398043Abstract: A semiconductor device includes a relay chip configured to be connected to a host; a first chip connected to the relay chip via a first channel; and a second chip connected to the relay chip via a second channel. The relay chip is configured to receive, from the host, a first enable signal for selecting the first channel and a second enable signal for selecting the second channel. During a first period in which the first enable signal is maintained at a non-active level and the second enable signal is maintained at an active level, the relay chip is configured to perform, in parallel, a first data transfer operation via the first channel and a first command issuing operation via the second channel.Type: ApplicationFiled: February 25, 2022Publication date: December 15, 2022Applicant: Kioxia CorporationInventor: Yohei YASUDA
-
Publication number: 20220200552Abstract: A semiconductor device having a first differential amplification circuit is disclosed. The first differential amplification circuit includes a first input transistor having a gate configured to receive a first signal, a second input transistor having a gate configured to receive a second signal, a first current source connected to a source of the first input transistor and a source of the second input transistor, a first transistor that is connected in parallel to the source of the first input transistor and the source of the second input transistor and has a gate configured to receive the first signal, and a second transistor that is connected in series to the first transistor and has a gate configured to receive a control signal.Type: ApplicationFiled: July 7, 2021Publication date: June 23, 2022Applicant: Kioxia CorporationInventor: Yohei YASUDA
-
Publication number: 20220050631Abstract: A timing detection circuit includes: a delay circuit in which a plurality of cascade connected delay elements are arranged in a matrix; a plurality of odd-numbered row column lines provided in each column for each set by dividing odd-numbered rows into a plurality of sets; a plurality of even-numbered row column lines provided in each column for each set by dividing even-numbered rows into a plurality of sets; a first logical operation circuit configured to perform a logical operation on levels of the plurality of odd-numbered row column lines and to output a first operation result to a second latch; a second logical operation circuit configured to perform a logical operation on levels of the plurality of even-numbered row column lines and to output a second operation result to a third latch; and a control circuit given the first operation result and configured to control charging of the plurality of odd-numbered row column lines and the plurality of even-numbered row column lines based on the second clock.Type: ApplicationFiled: February 5, 2021Publication date: February 17, 2022Applicant: Kioxia CorporationInventor: Yohei YASUDA
-
Patent number: 11211905Abstract: According to one embodiment, in a first differential amplifier circuit of a semiconductor device, a first transistor receives an input signal at the gate. A second transistor forms a differential pair with the first transistor. The second transistor receives a reference signal at the gate. A third transistor is connected in series with the first transistor. A fourth transistor is connected in series with the second transistor. A fifth transistor is disposed on the output side. The fifth transistor forms a first current mirror circuit with the fourth transistor. A sixth transistor is connected to the drain of the second transistor in parallel with the fourth transistor. The sixth transistor forms a second current mirror circuit with the fifth transistor. A first discharge circuit is connected to the source of the sixth transistor.Type: GrantFiled: August 28, 2019Date of Patent: December 28, 2021Assignee: Toshiba Memory CorporationInventors: Yohei Yasuda, Hidefumi Kushibe, Toshihiro Yagi
-
Patent number: 11152902Abstract: According to one embodiment, there is provided a semiconductor device comprising a first differential amplifier circuit. The first differential amplifier circuit includes a first transistor, a second transistor, a third transistor, a fourth transistor, a fifth transistor, and a sixth transistor. The second transistor's gate and drain are connected to the first transistor. The third transistor is diode-connected through the first transistor or diode-connected without passing through the first transistor. Thea fourth transistor is diode-connected through the second transistor or diode-connected without passing through the second transistor. The fifth transistor forms a first current mirror circuit with the third transistor. The sixth transistor is connected to a drain of the first transistor in parallel with the third transistor and forms a second current mirror circuit with the fifth transistor.Type: GrantFiled: September 16, 2020Date of Patent: October 19, 2021Assignee: TOSHIBA MEMORY CORPORATIONInventor: Yohei Yasuda
-
Patent number: 11074948Abstract: According to one embodiment, in a semiconductor device, the first pull-up circuit is connected to a third node and to a fourth node. The third node is a node between a drain of the first transistor with a first conductivity type and a source of the second transistor with the first conductivity type. The fourth node is a node between a drain of the third transistor with the first conductivity type, and a source of the fourth transistor with the first conductivity type and a source of the fifth transistor with the first conductivity type. The first pull-down circuit is connected to a fifth node and to a sixth node. The fifth node is a node between a drain of the first transistor with a second conductivity type and a source of the second transistor with the second conductivity type.Type: GrantFiled: July 15, 2020Date of Patent: July 27, 2021Assignee: TOSHIBA MEMORY CORPORATIONInventor: Yohei Yasuda
-
Publication number: 20200412310Abstract: According to one embodiment, there is provided a semiconductor device comprising a first differential amplifier circuit. The first differential amplifier circuit includes a first transistor, a second transistor, a third transistor, a fourth transistor, a fifth transistor, and a sixth transistor. The second transistor's gate and drain are connected to the first transistor. The third transistor is diode-connected through the first transistor or diode-connected without passing through the first transistor. Thea fourth transistor is diode-connected through the second transistor or diode-connected without passing through the second transistor. The fifth transistor forms a first current mirror circuit with the third transistor. The sixth transistor is connected to a drain of the first transistor in parallel with the third transistor and forms a second current mirror circuit with the fifth transistor.Type: ApplicationFiled: September 16, 2020Publication date: December 31, 2020Applicant: TOSHIBA MEMORY CORPORATIONInventor: Yohei Yasuda
-
Publication number: 20200349989Abstract: According to one embodiment, in a semiconductor device, the first pull-up circuit is connected to a third node and to a fourth node. The third node is a node between a drain of the first transistor with a first conductivity type and a source of the second transistor with the first conductivity type. The fourth node is a node between a drain of the third transistor with the first conductivity type, and a source of the fourth transistor with the first conductivity type and a source of the fifth transistor with the first conductivity type. The first pull-down circuit is connected to a fifth node and to a sixth node. The fifth node is a node between a drain of the first transistor with a second conductivity type and a source of the second transistor with the second conductivity type.Type: ApplicationFiled: July 15, 2020Publication date: November 5, 2020Applicant: TOSHIBA MEMORY CORPORATIONInventor: Yohei Yasuda
-
Patent number: 10819295Abstract: According to one embodiment, there is provided a semiconductor device comprising a first differential amplifier circuit. The first differential amplifier circuit includes a first transistor, a second transistor, a third transistor, a fourth transistor, a fifth transistor, and a sixth transistor. The second transistor's gate and drain are connected to the first transistor. The third transistor is diode-connected through the first transistor or diode-connected without passing through the first transistor. The fourth transistor is diode-connected through the second transistor or diode-connected without passing through the second transistor. The fifth transistor forms a first current mirror circuit with the third transistor. The sixth transistor is connected to a drain of the first transistor in parallel with the third transistor and forms a second current mirror circuit with the fifth transistor.Type: GrantFiled: August 30, 2019Date of Patent: October 27, 2020Assignee: TOSHIBA MEMORY CORPORATIONInventor: Yohei Yasuda
-
Patent number: 10762937Abstract: According to one embodiment, in a semiconductor device, the first pull-up circuit is connected to a third node and to a fourth node. The third node is a node between a drain of the first transistor with a first conductivity type and a source of the second transistor with the first conductivity type. The fourth node is a node between a drain of the third transistor with the first conductivity type, and a source of the fourth transistor with the first conductivity type and a source of the fifth transistor with the first conductivity type. The first pull-down circuit is connected to a fifth node and to a sixth node. The fifth node is a node between a drain of the first transistor with a second conductivity type and a source of the second transistor with the second conductivity type.Type: GrantFiled: March 12, 2019Date of Patent: September 1, 2020Assignee: TOSHIBA MEMORY CORPORATIONInventor: Yohei Yasuda
-
Publication number: 20200266774Abstract: According to one embodiment, in a first differential amplifier circuit of a semiconductor device, a first transistor receives an input signal at the gate. A second transistor forms a differential pair with the first transistor. The second transistor receives a reference signal at the gate. A third transistor is connected in series with the first transistor. A fourth transistor is connected in series with the second transistor. A fifth transistor is disposed on the output side. The fifth transistor forms a first current mirror circuit with the fourth transistor. A sixth transistor is connected to the drain of the second transistor in parallel with the fourth transistor. The sixth transistor forms a second current mirror circuit with the fifth transistor. A first discharge circuit is connected to the source of the sixth transistor.Type: ApplicationFiled: August 28, 2019Publication date: August 20, 2020Applicant: TOSHIBA MEMORY CORPORATIONInventors: Yohei YASUDA, Hidefumi KUSHIBE, Toshihiro YAGI
-
Publication number: 20200266783Abstract: According to one embodiment, there is provided a semiconductor device comprising a first differential amplifier circuit. The first differential amplifier circuit includes a first transistor, a second transistor, a third transistor, a fourth transistor, a fifth transistor, and a sixth transistor. The second transistor's gate and drain are connected to the first transistor. The third transistor is diode-connected through the first transistor or diode-connected without passing through the first transistor. The fourth transistor is diode-connected through the second transistor or diode-connected without passing through the second transistor. The fifth transistor forms a first current mirror circuit with the third transistor. The sixth transistor is connected to a drain of the first transistor in parallel with the third transistor and forms a second current mirror circuit with the fifth transistor.Type: ApplicationFiled: August 30, 2019Publication date: August 20, 2020Applicant: TOSHIBA MEMORY CORPORATIONInventor: Yohei YASUDA
-
Patent number: 10665274Abstract: A semiconductor device having a first inverter electrically connected to a first node. A second inverter is electrically connected to a second node. A third clocked inverter is electrically connected to an output node of the first inverter. A fourth clocked inverter is electrically connected to an output node of the second inverter. A third inverter is electrically connected to an output node of a first clocked inverter and an output node of a second clocked inverter. A fourth inverter is electrically connected to an output node of the third clocked inverter and an output node of the fourth clocked inverter. A comparison circuit is electrically connected to an output node of the third inverter and an output node of the fourth inverter.Type: GrantFiled: August 29, 2018Date of Patent: May 26, 2020Assignee: TOSHIBA MEMORY CORPORATIONInventor: Yohei Yasuda
-
Publication number: 20200035277Abstract: According to one embodiment, in a semiconductor device, the first pull-up circuit is connected to a third node and to a fourth node. The third node is a node between a drain of the first transistor with a first conductivity type and a source of the second transistor with the first conductivity type. The fourth node is a node between a drain of the third transistor with the first conductivity type, and a source of the fourth transistor with the first conductivity type and a source of the fifth transistor with the first conductivity type. The first pull-down circuit is connected to a fifth node and to a sixth node. The fifth node is a node between a drain of the first transistor with a second conductivity type and a source of the second transistor with the second conductivity type.Type: ApplicationFiled: March 12, 2019Publication date: January 30, 2020Applicant: TOSHIBA MEMORY CORPORATIONInventor: Yohei YASUDA
-
Patent number: 10535385Abstract: A semiconductor integrated circuit includes a register, a detection circuit, and a generation circuit. The register stores a detection start timing of a reference delay amount based on a first clock during a first period. The first period is a period in which the first clock starts to be input. The detection circuit has a plurality of delay stages. The detection circuit detects the reference delay amount at the start timing during the first period and obtains the number of delay stages corresponding to the reference delay amount. The generation circuit adjusts a duty ratio of the first clock based on the number of delay stages obtained by the detection circuit and generates a second clock during a second period. The second period is a period continuing from the first period.Type: GrantFiled: July 26, 2019Date of Patent: January 14, 2020Assignee: TOSHIBA MEMORY CORPORATIONInventors: Nobuhiro Tsuji, Hiroki Ohkouchi, Shota Note, Masashi Nakata, Yohei Yasuda
-
Publication number: 20190348093Abstract: A semiconductor integrated circuit includes a register, a detection circuit, and a generation circuit. The register stores a detection start timing of a reference delay amount based on a first clock during a first period. The first period is a period in which the first clock starts to be input. The detection circuit has a plurality of delay stages. The detection circuit detects the reference delay amount at the start timing during the first period and obtains the number of delay stages corresponding to the reference delay amount. The generation circuit adjusts a duty ratio of the first clock based on the number of delay stages obtained by the detection circuit and generates a second clock during a second period. The second period is a period continuing from the first period.Type: ApplicationFiled: July 26, 2019Publication date: November 14, 2019Applicant: TOSHIBA MEMORY CORPORATIONInventors: Nobuhiro TSUJI, Hiroki OHKOUCHI, Shota NOTE, Masashi NAKATA, Yohei YASUDA
-
Publication number: 20190287580Abstract: A semiconductor device having a first inverter electrically connected to a first node. A second inverter is electrically connected to a second node. A third clocked inverter is electrically connected to an output node of the first inverter. A fourth clocked inverter is electrically connected to an output node of the second inverter. A third inverter is electrically connected to an output node of a first clocked inverter and an output node of a second clocked inverter. A fourth inverter is electrically connected to an output node of the third clocked inverter and an output node of the fourth clocked inverter. A comparison circuit is electrically connected to an output node of the third inverter and an output node of the fourth inverter.Type: ApplicationFiled: August 29, 2018Publication date: September 19, 2019Applicant: TOSHIBA MEMORY CORPORATIONInventor: Yohei YASUDA