Patents by Inventor Yoichi Ohshima

Yoichi Ohshima has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Publication number: 20240161997
    Abstract: A light source that emits pulse excitation light includes a laser light source, an optical splitter that splits a pulse laser beam into a plurality of pulse laser beams, phase adjusters and optical amplifiers provided for the pulse laser beams, and an optical combiner that combines the plurality of pulse laser beams whose phases are adjusted and that are amplified, and outputs combined light as the pulse excitation light. An optical phase controller controls phase delay amounts of the phase adjusters, and an optical monitor detects an inclination of the pulse excitation light relative to an optical axis of a focusing lens. The optical phase controller stores phase delay amount data indicating phase delay amounts of the plurality of phase adjusters in which the inclination is a predetermined value, and sets the phase delay amounts of the plurality of phase adjusters based on the phase delay amount data.
    Type: Application
    Filed: April 16, 2021
    Publication date: May 16, 2024
    Inventors: Takashi OHSHIMA, Naohiro KOHMU, Hideo MORISHITA, Tatsuro IDE, Yoichi OSE, Junichi KATANE, Toshihide AGEMURA
  • Publication number: 20240128049
    Abstract: An object of the invention is to provide an electron microscope capable of obtaining a sufficient energy resolution without forming a long drift space and capable of attaining high energy discrimination detection performance with approximately the same device size as in the related art. The electron microscope according to the invention includes a pulsed electron emission mechanism configured to emit an electron beam in a pulsed manner, and discriminates energy of signal electrons by discriminating the signal electrons, which are emitted from a sample by irradiating the sample with the electron beam, according to a time of flight (see FIG. 2).
    Type: Application
    Filed: August 31, 2021
    Publication date: April 18, 2024
    Inventors: Katsura TAKAGUCHI, Takashi OHSHIMA, Hideo MORISHITA, Yoichi OSE, Junichi KATANE, Toshihide AGEMURA, Michio HATANO
  • Publication number: 20240120168
    Abstract: An electron beam emitted from a photoexcited electron gun is increased in luminance. An electron gun 15 includes: a photocathode 1 including a substrate 11 and a photoelectric film 10; a light source 7 that emits pulsed excitation light; a condenser lens 2 that focuses the pulsed excitation light toward the photocathode; and an extractor electrode 3 that faces the photocathode and that accelerates an electron beam generated from the photoelectric film by focusing the pulsed excitation light by the condenser lens, transmitting the pulsed excitation light through the substrate of the photocathode, and causing the pulsed excitation light to be incident on the photocathode. The pulsed excitation light is condensed at different timings at different positions on the photoelectric film of the photocathode.
    Type: Application
    Filed: October 31, 2019
    Publication date: April 11, 2024
    Applicants: Hitachi High-Tech Corporation, Hitachi High-Tech Corporation
    Inventors: Takashi Ohshima, Hideo Morishita, Tatsuro Ide, Naohiro Kohmu, Momoyo Enyama, Yoichi Ose, Toshihide Agemura, Junichi Katane
  • Patent number: 9715381
    Abstract: An object is to provide an information processing apparatus and the like that can reduce power consumption of the information processing apparatus in downloading and installing. To achieve this object, whether or not there is system software update is confirmed in a low power consumption state in which only some of hardware components of the information processing apparatus are supplied with power and communication with a predetermined server can be performed. When there is the update, update data is downloaded, and at least some of the hardware components that are the update targets and that are not supplied with power in the low power consumption state are started to be supplied with power. Then, system update is executed. The series of processes are automatically executed without a user's operation.
    Type: Grant
    Filed: May 5, 2016
    Date of Patent: July 25, 2017
    Assignee: NINTENDO CO., LTD.
    Inventors: Eiji Tokunaga, Yoichi Ohshima, Tsuyoshi Kurita, Shinobu Suzuki, Yu Horii, Shumpei Yasuda, David Tran, Eugene Borisov, Craig MacDonald
  • Publication number: 20160246589
    Abstract: An object is to provide an information processing apparatus and the like that can reduce power consumption of the information processing apparatus in downloading and installing. To achieve this object, whether or not there is system software update is confirmed in a low power consumption state in which only some of hardware components of the information processing apparatus are supplied with power and communication with a predetermined server can be performed. When there is the update, update data is downloaded, and at least some of the hardware components that are the update targets and that are not supplied with power in the low power consumption state are started to be supplied with power. Then, system update is executed. The series of processes are automatically executed without a user's operation.
    Type: Application
    Filed: May 5, 2016
    Publication date: August 25, 2016
    Inventors: Eiji TOKUNAGA, Yoichi OHSHIMA, Tsuyoshi KURITA, Shinobu SUZUKI, Yu HORII, Shumpei YASUDA, David TRAN, Eugene BORISOV, Craig MACDONALD
  • Patent number: 9361091
    Abstract: An object is to provide an information processing apparatus and the like that can reduce power consumption of the information processing apparatus in downloading and installing. To achieve this object, whether or not there is system software update is confirmed in a low power consumption state in which only some of hardware components of the information processing apparatus are supplied with power and communication with a predetermined server can be performed. When there is the update, update data is downloaded, and at least some of the hardware components that are the update targets and that are not supplied with power in the low power consumption state are started to be supplied with power. Then, system update is executed. The series of processes are automatically executed without a user's operation.
    Type: Grant
    Filed: May 27, 2014
    Date of Patent: June 7, 2016
    Assignee: NINTENDO CO., LTD.
    Inventors: Eiji Tokunaga, Yoichi Ohshima, Tsuyoshi Kurita, Shinobu Suzuki, Yu Horii, Shumpei Yasuda, David Tran, Eugene Borisov, Craig MacDonald
  • Publication number: 20150347117
    Abstract: An object is to provide an information processing apparatus and the like that can reduce power consumption of the information processing apparatus in downloading and installing. To achieve this object, whether or not there is system software update is confirmed in a low power consumption state in which only some of hardware components of the information processing apparatus are supplied with power and communication with a predetermined server can be performed. When there is the update, update data is downloaded, and at least some of the hardware components that are the update targets and that are not supplied with power in the low power consumption state are started to be supplied with power. Then, system update is executed. The series of processes are automatically executed without a user's operation.
    Type: Application
    Filed: May 27, 2014
    Publication date: December 3, 2015
    Applicant: NINTENDO CO., LTD.
    Inventors: Eiji Tokunaga, Yoichi Ohshima, Tsuyoshi Kurita, Shinobu Suzuki, Yu Horii, Shumpei Yasuda, David Tran, Eugene Borisov, Craig MacDonald
  • Patent number: 5920528
    Abstract: An optical disc apparatus for recording and/or reproducing with respect to an optical disc, comprises a light source for emitting a laser beam; an object lens for focusing the laser beam toward the optical disc; a supporting device which supports the object lens; a sled portion which holds this supporting device; a transporting means for moving the sled portion in the radial direction of the optical disc; a center point servo control means for detecting the movement of the object lens and moving the supporting device so that the object lens is maintained at a predetermined position; a tracking servo control means for generating a tracking error signal and moving the supporting device, so that the object lens is held on the desired track of the optical disc; a frequency detecting means for detecting the frequency of the tracking error signal; and a servo control selecting means for selectively selecting the center point servo control means or the tracking servo control means based on the frequency.
    Type: Grant
    Filed: June 10, 1997
    Date of Patent: July 6, 1999
    Assignee: Sony Corporation
    Inventors: Yoichi Ohshima, Minoru Hashimoto
  • Patent number: 5763321
    Abstract: A method of manufacturing semiconductor devices, includes the step of forming a first conductive region of a first conductive material for effecting a growth of a conductive film thereon by a selective growth method. Also, a second conductive region of a second conductive material for not effecting a growth of a conductive film is formed in the selective growth method. An insulating layer is covered with the first and second conductive regions. Further, a through hole in the insulating layer for filling the hole with the conductive film is formed. The conductive film is grown within the through hole over the first conductive region, thereby filling the through hole with the conductive film.
    Type: Grant
    Filed: November 7, 1995
    Date of Patent: June 9, 1998
    Assignee: Kabushiki Kaisha Toshiba
    Inventors: Yoichi Ohshima, Hideaki Aochi
  • Patent number: 5547884
    Abstract: Field oxide films are formed on a semiconductor substrate of first conductivity type to be spaced from each other in the stripe shape. Gate insulating films are formed on the semiconductor substrate between the field oxide films. Word lines or control gate electrodes are formed on the field oxide films and the gate insulating films to be spaced from each other in the stripe shape along a direction perpendicular to the field oxide films. Grooves are formed in the gate insulating films and the field oxide films sandwiched by the word lines. Source regions of second conductivity type are formed in the semiconductor substrate in the grooves formed in the gate insulating films. A common source wiring region of second conductivity type for electrically connecting the respective source regions is formed in the semiconductor substrate in the grooves formed in the field oxide films.
    Type: Grant
    Filed: November 30, 1994
    Date of Patent: August 20, 1996
    Assignee: Kabushiki Kaisha Toshiba
    Inventors: Yoshiko Yamaguchi, Yoichi Ohshima
  • Patent number: 5476814
    Abstract: A method of manufacturing semiconductor devices includes the step of forming a first conductive region of a first conductive material for effecting a growth of a conductive film thereon by a selective growth method. Also, a second conductive region of a second conductive material for not effecting a growth of a conductive film is formed in the selective growth method. An insulating layer is covered with the first and second conductive regions. Further, a through hole in the insulating layer for filling the hole with the conductive film is formed. The conductive film is grown within the through hole over the first conductive region, thereby filling the through hole with the conductive film.
    Type: Grant
    Filed: June 29, 1994
    Date of Patent: December 19, 1995
    Assignee: Kabushiki Kaisha Toshiba
    Inventors: Yoichi Ohshima, Hideaki Aochi
  • Patent number: 5394001
    Abstract: Field oxide films are formed on a semiconductor substrate of first conductivity type to be spaced from each other in the stripe shape. Gate insulating films are formed on the semiconductor substrate between the field oxide films. Word lines or control gate electrodes are formed on the field oxide films and the gate insulating films to be spaced from each other in the stripe shape along a direction perpendicular to the field oxide films. Grooves are formed in the gate insulating films and the field oxide films in regions sandwiched by the word lines. Source regions of second conductivity type are formed in the semiconductor substrate in the grooves formed in the gate insulating films. A common source wiring region of second conductivity type for electrically connecting the respective source regions is formed in the semiconductor substrate in the grooves formed in the field oxide films.
    Type: Grant
    Filed: May 25, 1993
    Date of Patent: February 28, 1995
    Assignee: Kabushiki Kaisha Toshiba
    Inventors: Yoshiko Yamaguchi, Yoichi Ohshima
  • Patent number: 5365112
    Abstract: A contact plug formed in a contact hole formed in a boron-containing BPSG insulating film, and a pad bed formed under a bonding pad portion of a wiring are formed of a three-layered polysilicon film, thus reducing the number of fabrication steps. A protective film may be provided on the pad bed. This structure facilitates the formation of the pad bed and protects the pad bed that prevents film shearing at the bonding pad portion, thereby improving the adhesion to the insulating film.
    Type: Grant
    Filed: October 13, 1992
    Date of Patent: November 15, 1994
    Assignee: Kabushiki Kaisha Toshiba
    Inventor: Yoichi Ohshima
  • Patent number: 5194929
    Abstract: In a semiconductor integrated circuit comprising an array of memory cells of floating gate type MOS transistors, an insulating film is formed on the top surface and the side walls of the gate electrode portion. The insulating films on the side walls serve as an offset region of a channel contacting with the drain region. The side end portions of the drain region, contacting the channel region has a lower impurity concentration than the remaining portion of the drain region. A conductive layer covers the surface of the drain region and at least the insulating films on the side walls of the gate electrode, which upstands above both ends of the drain region. A metal interconnection layer is deposited on the conductive layer.
    Type: Grant
    Filed: February 10, 1992
    Date of Patent: March 16, 1993
    Assignee: Kabushiki Kaisha Toshiba
    Inventors: Yoichi Ohshima, Masaki Sato
  • Patent number: 5019527
    Abstract: There is formed on a surface of a first conductivity type semiconductor substrate strip shaped first insulator separately extending in parallel with one another. A plurality of stacked gate structures, each comprising a second insulator, a floating gate, a third insulator, a control gate, a fourth insulator and an etching stopper having a slower etching speed than the fourth insulator, are formed on the substrate and the first insulator. Those portions of each first insulator that are located between the parallel extending gate structures and are present at prospective source regions are self-aligningly removed with using one end side of each gate structure as a part of a mask, so as to expose those portions of the substrate that are located at the prospective source regions.
    Type: Grant
    Filed: August 9, 1990
    Date of Patent: May 28, 1991
    Assignee: Kabushiki Kaisha Toshiba
    Inventors: Yoichi Ohshima, Seiichi Mori