Patents by Inventor Yongseok Kim
Yongseok Kim has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20230413575Abstract: A 3D FeRAM device includes a capacitor structure including a first capacitor electrode on a substrate, the first capacitor electrode extending in a vertical direction substantially perpendicular to an upper surface of the substrate, a ferroelectric pattern surrounding a sidewall of the first capacitor electrode, and second capacitor electrodes surrounding and contacting an outer sidewall of the ferroelectric pattern, the second capacitor electrodes being spaced apart from each other in the vertical direction, an access transistor including a channel layer on the first capacitor electrode, a gate insulation layer surrounding an outer sidewall of the channel layer, and a gate electrode surrounding an outer sidewall of the gate insulation layer, a conductive pad on the channel layer, a contact plug on the conductive pad, and a bit line on the contact plug.Type: ApplicationFiled: March 30, 2023Publication date: December 21, 2023Applicant: Samsung Electronics Co., Ltd.Inventors: Bongyong LEE, Yongseok KIM
-
Publication number: 20230413557Abstract: A semiconductor device includes a source structure, a plurality of gate electrodes on the source structure.Type: ApplicationFiled: March 14, 2023Publication date: December 21, 2023Inventors: Taeyoung Kim, Yongseok Kim
-
Patent number: 11849628Abstract: A display panel including a penetrating portion includes a substrate including a first region and a second region, which are spaced apart from each other with the penetrating portion provided therebetween, and a display element arranged on the substrate and including a first display element overlapping the first region and a second display element overlapping the second region, wherein a first side surface of the substrate that corresponds to an edge of the first region, and a second side surface of the substrate that corresponds to an edge of the second region, define at least portions of the penetrating portion, and an interval between the first side surface and the second side surface from an upper surface of the substrate, the upper surface facing the display element, is less than an interval between the first side surface and the second side surface from a lower surface of the substrate that does not face the display element.Type: GrantFiled: August 2, 2021Date of Patent: December 19, 2023Assignee: Samsung Display Co., Ltd.Inventors: Dongwon Kim, Sangwoo Kim, Yongseok Kim, Gyujeong Lee
-
Publication number: 20230397465Abstract: A display apparatus includes: a substrate including a first surface, a second surface opposite the first surface, a display area defined on the first surface, and a non-display area defined on the second surface; a plurality of display elements at the display area on the first surface of the substrate; a driving circuit on the second surface and overlapping with the display area of the substrate; a first conductive pattern on the second surface of the substrate; and a second conductive pattern on the first surface of the substrate and connected to the first conductive pattern via a contact hole extending through the substrate. A surface roughness of the second surface of the substrate is greater than a surface roughness of the first surface of the substrate.Type: ApplicationFiled: August 18, 2023Publication date: December 7, 2023Inventors: Yongseok KIM, Jaejoong KWON, Dongchul SHIN, Kangyoung LEE, Hyunsup LEE, Gyehwan LIM
-
Publication number: 20230397430Abstract: A semiconductor memory device includes a first channel pattern and a second channel pattern stacked on a substrate, a word line disposed between the first and second channel patterns and that extends in a first direction parallel to a top surface of the substrate, a data storage pattern disposed between a top surface of the word line and the first channel pattern and between a bottom surface of the word line and the second channel pattern, a bit line that extends in a second direction perpendicular to the top surface of the substrate and that is connected to first end portions of the first and second channel patterns, and a source line that extends in the second direction and is connected to second end portions of the first and second channel patterns.Type: ApplicationFiled: April 20, 2023Publication date: December 7, 2023Inventors: KISEOK LEE, KEUNNAM KIM, YONGSEOK KIM, HYUNCHEOL KIM, KYUNGHWAN LEE
-
Publication number: 20230371269Abstract: A memory device includes a channel region, a conductive electrode on the channel region, and a data storage structure between the channel region and the conductive electrode. The data storage structure includes a stack structure including two-dimensional material layers and ferroelectric layers stacked alternately and repeatedly in a direction perpendicular to a surface of the channel region. A thickness of each of the ferroelectric layers is greater than a thickness of each of the two-dimensional material layers.Type: ApplicationFiled: May 10, 2023Publication date: November 16, 2023Inventors: Hyuncheol Kim, Yongseok Kim, Kiheun Lee, Daewon Ha
-
Publication number: 20230371270Abstract: A memory device may include a channel region, a conductive electrode disposed on the channel region, and a data storage structure disposed between the channel region and the conductive electrode. The data storage structure includes a first dielectric layer and a second dielectric layer disposed on the first dielectric layer, the second dielectric layer includes a ferroelectric region and a barrier dielectric region on the ferroelectric region, the ferroelectric region includes a first material, and the barrier dielectric region includes a second material formed by nitriding or oxidizing the first material.Type: ApplicationFiled: May 10, 2023Publication date: November 16, 2023Inventors: Hyuncheol KIM, Yongseok KIM, Kiheun LEE, Daewon HA
-
Publication number: 20230371265Abstract: A semiconductor memory device is provided. The semiconductor memory device includes: a conductive layer on a substrate; an insulating isolation layer on the conductive layer; a stack structure on the insulating isolation layer, the stack structure including a plurality of source/drain contact layers and a plurality of gate electrode layers alternately provided along a first direction, perpendicular to an upper surface of the substrate; a vertical channel layer extending through the stack structure and the insulating isolation layer, wherein the vertical channel layer is in contact with each of the plurality of source/drain contact layers, and is connected to the conductive layer; and a gate insulating layer between each of the plurality of gate electrode layers and the vertical channel layer.Type: ApplicationFiled: April 20, 2023Publication date: November 16, 2023Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Bongyong Lee, Myunghun Woo, Yongseok Kim
-
Publication number: 20230354580Abstract: A semiconductor device includes a gate electrode on a substrate, a memory body structure extending through the gate electrode, a source layer at an end portion of the memory body structure and including germanium doped with p-type impurities, and a drain layer at another end portion of the memory body structure and including a metal or a metal alloy. The memory body structure may include a body including undoped polysilicon, a charge storage pattern on a sidewall of the body, and a blocking pattern on an outer sidewall of the charge storage pattern and contacting the gate electrode.Type: ApplicationFiled: February 28, 2023Publication date: November 2, 2023Inventors: Minjun Lee, Kijoon Kim, Yongseok Kim
-
Publication number: 20230328950Abstract: A semiconductor memory device includes a plurality of memory cells arranged on a substrate. Each of the plurality of memory cells may include a first transistor on the substrate and a second transistor on the first transistor. The first transistor may include a first channel region between a first source region and a first drain region, a first gate electrode, and a first gate insulating layer. The second transistor may include a pillar structure having a second drain region, a second channel region and a second source region sequentially stacked on the first gate electrode, a second gate electrode on one side of the second channel region, and a second gate insulating layer between the second channel region and the second gate electrode. The second drain region and the second source region may have a first conductivity type impurity region and a second conductivity type impurity region, respectively.Type: ApplicationFiled: February 27, 2023Publication date: October 12, 2023Applicant: Samsung Electronics Co., Ltd.Inventors: Minjun LEE, Yongseok KIM, Hyuncheol KIM, Mintae RYU, Yongjin LEE
-
Publication number: 20230309314Abstract: A three-dimensional ferroelectric random access memory (3D FeRAM) device includes: a gate electrode extending in a vertical direction on a substrate; a ferroelectric pattern and a gate insulation pattern stacked on the gate electrode in a horizontal direction to surround the gate electrode; first and second channels spaced apart from each other in the horizontal direction on an outer sidewall of the gate insulation pattern; first source/drain pattern structures spaced apart from each other in the vertical direction on an outer sidewall of the first channel; and second source/drain pattern structures spaced apart from each other in the vertical direction on an outer sidewall of the second channel.Type: ApplicationFiled: February 10, 2023Publication date: September 28, 2023Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Kyunghwan LEE, Yongseok Kim, Daewon Ha
-
Publication number: 20230307551Abstract: A semiconductor device includes a substrate, a gate electrode on the substrate, a channel layer between the substrate and the gate electrode, a source electrode in contact with a first sidewall of the channel layer, and a drain electrode in contact with a second sidewall of the channel layer. The second sidewall is opposite to the first sidewall. The channel layer includes a first channel pattern in contact with one of the source electrode and the drain electrode, and a second channel pattern between the first channel pattern and the gate electrode. The first channel pattern and the second channel pattern includes oxide semiconductor materials different from each other. A portion of the source electrode and a portion of the drain electrode overlap a portion of the gate electrode.Type: ApplicationFiled: January 4, 2023Publication date: September 28, 2023Inventors: Sungwon YOO, Yongseok KIM, Min Tae RYU, Huije RYU, Yongjin LEE, Wonsok LEE, Min Hee CHO
-
Publication number: 20230309317Abstract: A semiconductor memory device is provided. The semiconductor memory device may include a semiconductor substrate; a data storage layer including capacitors disposed on the semiconductor substrate; a switching element layer on the data storage layer and including transistors connected to the respective capacitors; and a wiring layer on the switching element layer and including bit lines connected to the transistors, The respective transistors include an active pattern, a word line that crosses the active pattern such that the word line surrounds a first sidewall, a second sidewall and a top surface of the active pattern, and a ferroelectric layer between the word line and the active patter.Type: ApplicationFiled: November 28, 2022Publication date: September 28, 2023Applicant: Samsung Electronics Co., Ltd.Inventors: Hyuncheol KIM, Yongseok Kim, Kiheun Lee, Sangkil Lee, Daewon Ha
-
Publication number: 20230292490Abstract: A semiconductor memory device includes a substrate, a conductive line extending in a first horizontal direction above the substrate, an isolation insulating layer including a channel trench extending in a second horizontal direction intersecting with the first horizontal direction and extending from an upper surface to a lower surface of the isolation insulating layer, above the conductive line, a channel structure disposed above the conductive line, a gate electrode extending in the second horizontal direction, in the channel trench, a capacitor structure above the isolation insulating layer, and a contact structure interposed between the channel structure and the capacitor structure, wherein the channel structure includes an amorphous oxide semiconductor layer disposed in the channel trench above the conductive line, and an upper crystalline oxide semiconductor layer interposed between the amorphous oxide semiconductor layer and the contact structure.Type: ApplicationFiled: December 15, 2022Publication date: September 14, 2023Inventors: Yongjin Lee, Yongseok Kim, Mintae Ryu, Huije Ryu, Sungwon Yoo, Wonsok Lee, Minhee Cho
-
Patent number: 11737321Abstract: A display apparatus includes: a substrate including a first surface, a second surface opposite the first surface, a display area defined on the first surface, and a non-display area defined on the second surface; a plurality of display elements at the display area on the first surface of the substrate; a driving circuit on the second surface and overlapping with the display area of the substrate; a first conductive pattern on the second surface of the substrate; and a second conductive pattern on the first surface of the substrate and connected to the first conductive pattern via a contact hole extending through the substrate. A surface roughness of the second surface of the substrate is greater than a surface roughness of the first surface of the substrate.Type: GrantFiled: August 8, 2020Date of Patent: August 22, 2023Assignee: Samsung Display Co., Ltd.Inventors: Yongseok Kim, Jaejoong Kwon, Dongchul Shin, Kangyoung Lee, Hyunsup Lee, Gyehwan Lim
-
Patent number: 11729974Abstract: A semiconductor memory device includes a word line extending in a vertical direction on a substrate, a channel layer surrounding the word line to configure a cell transistor and having a horizontal ring shape with a predetermined horizontal width, a bit line disposed at one end of the channel layer in a first horizontal direction and extending in a second horizontal direction perpendicular to the first horizontal direction, and a cell capacitor disposed at other end of the channel layer in the first horizontal direction, the cell capacitor including an upper electrode layer extending in the vertical direction, a lower electrode layer surrounding the upper electrode layer, and a capacitor dielectric layer disposed between the upper electrode layer and the lower electrode layer.Type: GrantFiled: February 23, 2021Date of Patent: August 15, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Kyunghwan Lee, Yongseok Kim, Hyuncheol Kim, Hyeoungwon Seo, Sungwon Yoo, Jaeho Hong
-
Patent number: 11696434Abstract: A semiconductor memory device includes a bit line extending in a first direction, a channel pattern on the bit line, the channel pattern including first and second vertical portions facing each other and a horizontal portion connecting the first and second vertical portions, first and second word lines provided on the horizontal portion and between the first and second vertical portions and extended in a second direction crossing the bit line, and a gate insulating pattern provided between the first word line and the channel pattern and between the second word line and the channel pattern.Type: GrantFiled: April 27, 2021Date of Patent: July 4, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Kiseok Lee, Kyunghwan Lee, Dongoh Kim, Yongseok Kim, Hui-Jung Kim, Min Hee Cho
-
Publication number: 20230206976Abstract: A semiconductor device including a substrate; a stack including electrodes and a channel separation pattern, the electrodes being stacked on the substrate and spaced apart from each other, and the channel separation pattern being between adjacent electrodes; and a vertical structure penetrating the stack, wherein the vertical structure includes a conductive pillar, a channel structure, and an interposing layer between the conductive pillar and the channel structure, the channel structure includes first and second channel layers vertically spaced apart from each other by the channel separation pattern, the electrodes include first and second electrodes, which are connected to the first and second channel layers, the channel separation pattern is between the first channel layer and the second channel layer, and the channel separation pattern is between one second electrode that is connected to the first channel layer and one first electrode that is connected to the second channel layer.Type: ApplicationFiled: July 28, 2022Publication date: June 29, 2023Inventors: Kyunghwan LEE, Yongseok KIM, Hyuncheol KIM, Jongman PARK, Dongsoo WOO, Minjun LEE
-
Publication number: 20230209381Abstract: A communication method and system for converging a 5th-Generation (5G) communication system for supporting higher data rates beyond a 4th-Generation (4G) system with a technology for Internet of Things (IoT) are provided, which may be applied to intelligent services based on the 5G communication technology and the IoT-related technology, such as smart home, smart building, smart city, smart car, connected car, health care, digital education, smart retail, security and safety services. An uplink transmission method is provided, which can increase an uplink coverage through improvement of reception reliability of uplink control information and data information.Type: ApplicationFiled: March 10, 2023Publication date: June 29, 2023Inventors: Hyunseok RYU, Yongseok KIM, Peng XUE, Hyunkyu YU, Sangwon CHOI, Kuyeon WHANG
-
Publication number: 20230197932Abstract: A negative active material for a rechargeable lithium battery includes a composite of porous silicon and amorphous carbon, the composite having macropores with a size of about 50 nm or more, and a porosity of about 15% to about 40%.Type: ApplicationFiled: October 12, 2022Publication date: June 22, 2023Inventors: Jaewon KIM, Yongseok KIM, Sojeong YU, Kyeu Yoon SHEEM, Jungjoon KIM, Jaehou NAH, Hyejin KIM, Eunjoo LEE