Patents by Inventor Yooichi Shintani
Yooichi Shintani has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 5922068Abstract: An information processing apparatus in which instructions are processed one by one conceptually and results thereof are conceptually orderly written into a memory comprises an instruction control circuit capable of decoding M instructions and reading operands in parallel, N (N.gtoreq.M) execution circuits capable of executing a plurality of instructions mutually in parallel, a detection circuit for determining whether all of M execution circuits of the N execution circuits required by the M instructions decoded by the instruction control circuit are vacant or not, and a reserve circuit for reserving the execution of the M decoded instruction while the detection fails to detect sufficient vacancy.Type: GrantFiled: July 7, 1997Date of Patent: July 13, 1999Assignee: Hitachi Ltd.Inventors: Yooichi Shintani, Kazunori Kuriyama, Tohru Shonai, Eiki Kamada, Kiyoshi Inoue
-
Patent number: 5842207Abstract: A sorting method used with a distributed database having a plurality of first processors for holding partial records of a database that is divided into a plurality of portions and a host processor for accessing to each of the first processors. The method comprises the steps of: assigning a plurality of sections into which the distribution range of key values of records of the database is partitioned to a plurality of second processors in the first processors, and information for representing storage positions of the records to the second processors to which the sections of the key values, to which the records belong, are assigned; and sorting the plurality of key values, which have been received, in the second processors to produce key tables in which the information for representing the storage positions of the records which has been received is registrated together with the sorted key values, as the sorting result.Type: GrantFiled: July 10, 1992Date of Patent: November 24, 1998Assignee: Hitachi, Ltd.Inventors: Shinji Fujiwara, Yooichi Shintani, Mitsuru Nagasaka, Naoki Hamanaka, Mikiko Suzuki
-
Patent number: 5721865Abstract: To improve the function of a circuit for prefetching data accessed by a processor, a prefetch unit incorporates therein a circuit for issuing a request to read out one group of data to be prefetched and registers for holding the group of data read in response to the read request therein. The group of data are read out from a cache memory or a main memory under the control of a cache request unit. A plurality of groups of data can be prefetched. When data designation is made, the processor requests the cache memory to read a block to which the data to be prefetched belongs. A circuit is also included in the prefetch unit, wherein when prefetched data is subsequently updated by the processor, its updated data is made invalid. Elements of a vector complex in structure, such as an indexed vector or the like can be also read out. It is also possible to cope with an interrupt generated within the processor.Type: GrantFiled: January 18, 1996Date of Patent: February 24, 1998Assignees: Hitachi, Ltd., Hewlett-Packard CompanyInventors: Yooichi Shintani, Yoshikazu Tanaka, Naohiko Irie, William S. Worley, Jr., B. Ramakrishna Rau, Rajiv Gupta, Frederic C. Amerson
-
Patent number: 5671382Abstract: An information processing apparatus in which instructions are processed one by one conceptually and results thereof are conceptually orderly written into a memory comprises an instruction control circuit capable of decoding M instructions and reading operands in parallel, N (N.gtoreq.M) execution circuits capable of executing a plurality of instructions mutually in parallel, a detection circuit for determining whether all of M execution circuits of the N execution circuits required by the M instructions decoded by the instruction control circuit are vacant or not, and a reserve circuit for reserving the execution of the M decoded instruction while the detection fails to detect sufficient vacancy.Type: GrantFiled: April 20, 1992Date of Patent: September 23, 1997Assignee: Hitachi, Ltd.Inventors: Yooichi Shintani, Kazunori Kuriyama, Tohru Shonai, Eiki Kamada, Kiyoshi Inoue
-
Patent number: 5515531Abstract: A parallel database processing system a global database processing unit, a plurality of local database processing units, and a network interconnecting the global database processing unit and a plurality of local database processing units, wherein one table containing a number of records is partitioned into local tables, each local table being provided in a corresponding one of the local database processing units, secondary key indexes representing correspondence between the values of secondary keys for all records in the table and access information to the records corresponding to the secondary keys, are partitioned on the basis of the values into local secondary key indexes, each set of the local secondary key indexes being provided in a corresponding one of the local database processing units, and an identifying unit is provided in the global database processing unit, the identifying unit responsive to a retrieval request with the secondary key identifying the local database processing unit having the localType: GrantFiled: May 28, 1993Date of Patent: May 7, 1996Assignee: Hitachi, Ltd.Inventors: Shinji Fujiwara, Mitsuru Nagasaka, Yooichi Shintani
-
Patent number: 5075849Abstract: An information processor detects a conflict between successive instructions by determining whether a preceding instruction under execution calls for fetching a first operand from a main memory, generating execution result data based on the first operand and updating one of a plurality of address data designated by a to-be-executed succeeding instruction, with the execution result data. When a conflict is detected, there is supplied to an address adder at least some of the plurality of address data determined by a type of the preceding instruction to complete an operand address calculation stage for the succeeding instruction.Type: GrantFiled: December 30, 1988Date of Patent: December 24, 1991Assignee: Hitachi, Ltd.Inventors: Kazunori Kuriyama, Yooichi Shintani, Tohru Shonai, Eiki Kamada, Kiyoshi Inoue
-
Patent number: 4942525Abstract: An information processing apparatus in which instructions are processed one by one conceptually and results thereof are conceptually orderly written into a memory comprises an instruction control circuit capable of decoding M instructions and reading operands in parallel, N (N.gtoreq.M) execution circuits capable of executing a plurality of instructions mutually in parallel, a detection circuit for determining whether all of M execution circuits of the N execution circuits required by the M instructions decoded by the instruction control circuit are vacant or not, and a reserve circuit for reserving the execution of the M decoded instruction while the detection fails to detect sufficient vacancy.Type: GrantFiled: November 20, 1987Date of Patent: July 17, 1990Assignee: Hitachi, Ltd.Inventors: Yooichi Shintani, Kazunori Kuriyama, Tohru Shonai, Eiki Kamada, Kiyoshi Inoue
-
Patent number: 4928226Abstract: A data processor includes an instruction detection unit for detecting that a succeeding instruction writes a read-out operand into a general register group without subjecting it to arithmetic or logical operation, in accordance with instruction decode informations provided by an instruction hold unit; a conflict detection unit for detecting a conflicting state that the preceding instruction performs a write operation into a general register of the general register group and the succeeding instruction reads an operand from the same general register, in accordance with instruction decode informations provided by the instruction hold unit; and a contention detection unit for detecting a contention state that the preceding instruction performs a write operation into the same general register and the succeeding instruction also performs a write operation into the same general register, in accordance with instruction decode informations provided by the instruction hold unit.Type: GrantFiled: November 24, 1987Date of Patent: May 22, 1990Assignee: Hitachi, Ltd.Inventors: Eiki Kamada, Yooichi Shintani, Kazunori Kuriyama, Tohru Shonai, Kiyoshi Inoue
-
Patent number: 4916606Abstract: A data processing apparatus of processing first instruction of a type in which the result of operation of the first instruction is stored in at least one storage location designated by operands of the first instruction and second instruction of a type which succeeds to the first instruction and makes use of the result of operation of the first instruction as operand data. The apparatus comprises an OSC control circuit for detecting whether at least a part of the result of operation of the first instruction is to be used or not as the operand data for the second instruction, and an arithmetic unit for allowing the result of operation of the first instruction to be directly used as the operand data for the second instruction when the OSC control circuit detects the given condition is fulfilled.Type: GrantFiled: July 20, 1987Date of Patent: April 10, 1990Assignee: Hitachi, Ltd.Inventors: Akira Yamaoka, Kenichi Wada, Kazunori Kuriyama, Yooichi Shintani
-
Patent number: 4858105Abstract: A pipelined data processor comprises a circuit for storing two instructions in a pair of instruction registers, a circuit for detecting whether those instructions are a combination of an instruction requesting the use of an operation unit and an instruction requesting the use of another resource, and a circuit to control the execution of the instructions when the decision of the detection circuit is affirmative such that those instructions are executed by the operation unit and the resource in a plurality of stages.Type: GrantFiled: March 26, 1987Date of Patent: August 15, 1989Assignee: Hitachi, Ltd.Inventors: Kazunori Kuriyama, Yooichi Shintani, Akira Yamaoka, Tohru Shonai, Eiki Kamada, Kiyoshi Inoue
-
Patent number: 4831515Abstract: An information processing apparatus for executing instructions in parallel includes circuitry which, when a first instruction requesting reading of an operand from a certain address of the main storage or buffer storage has been decoded, detects among instructions in execution the presence of a second instruction requesting writing of an operand held by a register such as a general-purpose register into that address of the main storage without implementing an operation on the operand. If the second instruction has been detected, the invention reads out an operand from the register specified for operand reading by said second instruction before operand writing into the main storage by the second instruction is completed.Type: GrantFiled: February 10, 1986Date of Patent: May 16, 1989Assignees: Hitachi, Ltd., Hitachi Microcomputer Eng.Inventors: Eiki Kamada, Yooichi Shintani, Tohru Shonai, Shigeo Takeuchi
-
Patent number: 4760520Abstract: A buffer or a plurality of buffers are provided each for holding a write address and an address specifying a write position which are obtained as a result of an execution based on a predicted result. The execution of the instruction is continued up to the operation stage regadless of whether or not the instruction is being executed in the predicted state, the data and the write address are held in the buffer written. The data in the buffer is canceled if the prediction is found to be wrong when the predicted state is completed, and the data is utilized if the prediction is found to be correct.Type: GrantFiled: October 31, 1985Date of Patent: July 26, 1988Assignees: Hitachi, Ltd., Hitachi Microcomputer Eng.Inventors: Yooichi Shintani, Tohru Shonai, Eiki Kamada, Shigeo Takeuchi
-
Patent number: 4739470Abstract: A data processing system for executing an instruction in a plurality of stages in a pipeline mode comprises a main operation unit capable of executing all instructions to be executed in the data processing system, a pre-operation unit capable of executing instructions which occurs at a high frequency and can be executed with a small number of circuit components, general purpose registers for storing operation results of the instructions, and a control unit for controlling the writing of the operation results by the main operation unit and the pre-operation unit into the general purpose registers.Type: GrantFiled: April 28, 1983Date of Patent: April 19, 1988Assignee: Hitachi, Ltd.Inventors: Kenichi Wada, Yooichi Shintani, Tsuguo Shimizu, Akira Yamaoka
-
Patent number: 4736288Abstract: A data processing device which is equipped with a plurality of arithmetic units so that a plurality of instructions may be processed in parallel by the plural arithmetic units. The device includes a register control circuit for assigning one of a plurality of physical registers to store instructions when more than one of the instructions requires the use of the same logical register. This correspondence between the physical and logical registers is maintained while instructions are subsequently transferred to the arithmetic units where they are processed in parallel.Type: GrantFiled: December 18, 1984Date of Patent: April 5, 1988Assignee: Hitachi, Ltd.Inventors: Yooichi Shintani, Tohru Shonai, Shigeo Takeuchi
-
Patent number: 4679140Abstract: A mode register stores a mode bit for each of the general registers, an access circuit accesses the general registers and the mode register so that a general register designated by an instruction and a corresponding mode bit are read out together. A data use circuit or a data supply circuit connected to the general registers includes a circuit portion which effectively changes the significant bit length of the data read out of the designated general register or of the data to be written into the designated general register.Type: GrantFiled: December 21, 1984Date of Patent: July 7, 1987Assignee: Hitachi, Ltd.Inventors: Shizuo Gotou, Toyohiko Kagimasa, Seiichi Yoshizumi, Yooichi Shintani
-
Patent number: 4618926Abstract: In a storage hierarchy system, a part of data stored in a main storage in held as a copy by a buffer storage of a smaller capacity and higher speed than the main storage. A processor fetches data from the buffer storage or stores data in the buffer storage at a high speed. A buffer storage control system includes a first buffer directory and a second buffer directory. The first buffer directory and the buffer storage are accessed by an address for a fetch request, while the second buffer directory and the buffer storage are accessed by an address for store request, whereby competition for the access to the buffer storage between the fetch and store operations is reduced.Type: GrantFiled: July 29, 1983Date of Patent: October 21, 1986Assignee: Hitachi, Ltd.Inventors: Kanji Kubo, Kenichi Wada, Yooichi Shintani
-
Patent number: 4608671Abstract: In a buffer storage device where swapping of data is employed, plural candidates for replacement of data in a buffer are determined in response to any access to the buffer storage, and, when the replacement is required, one of the candidates is selected so that processing time for replacement can be minimum.Type: GrantFiled: May 2, 1983Date of Patent: August 26, 1986Assignee: Hitachi, Ltd.Inventors: Tsuguo Shimizu, Kenichi Wada, Yooichi Shintani, Akira Yamaoka
-
Patent number: 4541047Abstract: A data processing system for executing an instruction in a plurality of stages in a pipeline mode comprises a main operation unit for operating all instructions to be executed by the data processing unit, a first group of general purpose registers for storing the operation results of the main operation unit, a pre-operation unit for operating a portion of instructions which frequently appear and which can be operated with a small number of circuit components, a second group of general purpose registers for storing the operation results of the pre-operation unit, and control means for storing the operation result of the pre-operation unit into the second general purpose register at least one operation stage earlier than the storing of the operation result of the main operation unit into the first general purpose register and storing the contents of the second general purpose registers into the first general purpose registers when an interruption occurs.Type: GrantFiled: April 29, 1983Date of Patent: September 10, 1985Assignee: Hitachi, Ltd.Inventors: Kenichi Wada, Yooichi Shintani, Tsuguo Shimizu, Akira Yamaoka