Patents by Inventor Yoshikazu Nakagawa
Yoshikazu Nakagawa has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20130307167Abstract: The present invention relates to techniques including a phenolic oligomer of general formula (1): wherein n is an integer of 0 to 15, Rs are allyl groups, a1 and a3 are each independently 0, 1, 2 or 3, each a2 is independently 0, 1 or 2, each R? is independently a hydrogen atom, an alkyl group having 1 to 10 carbon atoms or an aryl group, and proviso that at least one of a1, each a2 and a3 represents 2, and a method for producing such phenolic oligomer.Type: ApplicationFiled: October 26, 2011Publication date: November 21, 2013Applicant: MEIWA PLASTIC INDUSTRIES, LTD.Inventors: Kiyoshi Oomori, Yasunori Fukuda, Yoshikazu Nakagawa, Yoshitaka Ooue, Noriyuki Mitani
-
Patent number: 8384152Abstract: A semiconductor device includes a first conductivity type layer of a first conductivity type, a body layer of a second conductivity type formed on the first conductivity type layer, a gate trench passing through the body layer so that the deepest portion thereof reaches the first conductivity type layer, a source region of the first conductivity type formed around the gate trench on the surface layer portion of the body layer, a gate insulating film formed on the bottom surface and the side surface of the gate trench, and a gate electrode embedded in the gate trench through the gate insulating film, and the bottom surface of the gate electrode and the upper surface of the first conductivity type layer are flush with each other.Type: GrantFiled: September 19, 2008Date of Patent: February 26, 2013Assignee: Rohm Co., Ltd.Inventors: Yoshikazu Nakagawa, Naoki Izumi, Masaki Nagata
-
Patent number: 8148783Abstract: Semiconductor device including semiconductor layer, first impurity region on surface layer portion of semiconductor layer, body region at interval from first impurity region, second impurity region on surface layer portion of body region, field insulating film at interval from second impurity region, gate insulating film on surface of the semiconductor layer between second impurity region and field insulating film, gate electrode on gate insulating film, first floating plate as ring on field insulating film, and second floating plate as ring on same layer above first floating plate. First and second floating plates formed by at least three plates so that peripheral lengths at centers in width direction thereof are entirely different from one another, alternately arranged in plan view so that one having relatively smaller peripheral length is stored in inner region of one having relatively larger peripheral length, and formed to satisfy relational expression: L/d=constant.Type: GrantFiled: December 24, 2009Date of Patent: April 3, 2012Assignee: Rohm Co., Ltd.Inventor: Yoshikazu Nakagawa
-
Publication number: 20100163987Abstract: Semiconductor device including semiconductor layer, first impurity region on surface layer portion of semiconductor layer, body region at interval from first impurity region, second impurity region on surface layer portion of body region, field insulating film at interval from second impurity region, gate insulating film on surface of the semiconductor layer between second impurity region and field insulating film, gate electrode on gate insulating film, first floating plate as ring on field insulating film, and second floating plate as ring on same layer above first floating plate. First and second floating plates formed by at least three plates so that peripheral lengths at centers in width direction thereof are entirely different from one another, alternately arranged in plan view so that one having relatively smaller peripheral length is stored in inner region of one having relatively larger peripheral length, and formed to satisfy relational expression: L/d=constant.Type: ApplicationFiled: December 24, 2009Publication date: July 1, 2010Applicant: ROHM CO., LTD.Inventor: Yoshikazu Nakagawa
-
Publication number: 20090078995Abstract: A semiconductor device includes a first conductivity type layer of a first conductivity type, a body layer of a second conductivity type formed on the first conductivity type layer, a gate trench passing through the body layer so that the deepest portion thereof reaches the first conductivity type layer, a source region of the first conductivity type formed around the gate trench on the surface layer portion of the body layer, a gate insulating film formed on the bottom surface and the side surface of the gate trench, and a gate electrode embedded in the gate trench through the gate insulating film, and the bottom surface of the gate electrode and the upper surface of the first conductivity type layer are flush with each other.Type: ApplicationFiled: September 19, 2008Publication date: March 26, 2009Applicant: ROHM CO., LTD.Inventors: Yoshikazu Nakagawa, Naoki Izumi, Masaki Nagata
-
Patent number: 7307349Abstract: A semiconductor device including a first semiconductor chip, a second semiconductor chip bonded to the first semiconductor chip in a stacked relation, and a registration structure which causes the first and second semiconductor chips to be positioned with respect to each other by depression-projection engagement therebetween. The registration structure includes, for example, a registration recess provided on a surface of the first semiconductor chip, and a registration projection provided on a surface of the second semiconductor chip for engagement with the registration recess. The registration projection may be a spherical member provided on the surface of the second semiconductor chip.Type: GrantFiled: June 13, 2005Date of Patent: December 11, 2007Assignee: Rohm Co., Ltd.Inventors: Junichi Hikita, Yoshikazu Nakagawa, Koji Yamamoto
-
Publication number: 20060118875Abstract: A gate electrode in an NMOS region is one of intrinsic silicon and a material having a work function equivalent to that of intrinsic silicon, and a material having a work function smaller than that of intrinsic silicon. A gate electrode in a PMOS region is one of intrinsic silicon and a material having a work function equivalent to that of intrinsic silicon, and a material having a work function larger than that of intrinsic silicon. Further, a source/drain region in the NMOS region includes a silicide layer of a material having a work function smaller than that of intrinsic silicon, and a source/drain region in the PMOS region includes a silicide layer of a material having a work function larger than that of intrinsic silicon.Type: ApplicationFiled: January 11, 2006Publication date: June 8, 2006Applicant: Rohm Co., Ltd.Inventors: Yoshikazu Nakagawa, Naoki Izumi
-
Publication number: 20050253274Abstract: A semiconductor device including a first semiconductor chip, a second semiconductor chip bonded to the first semiconductor chip in a stacked relation, and a registration structure which causes the first and second semiconductor chips to be positioned with respect to each other by depression-projection engagement therebetween. The registration structure includes, for example, a registration recess provided on a surface of the first semiconductor chip, and a registration projection provided on a surface of the second semiconductor chip for engagement with the registration recess. The registration projection may be a spherical member provided on the surface of the second semiconductor chip.Type: ApplicationFiled: June 13, 2005Publication date: November 17, 2005Inventors: Junichi Hikita, Yoshikazu Nakagawa, Koji Yamamoto
-
Patent number: 6965166Abstract: A semiconductor device including a first semiconductor chip, a second semiconductor chip bonded to the first semiconductor chip in a stacked relation, and a registration structure which causes the first and second semiconductor chips to be positioned with respect to each other by depression-projection engagement therebetween. The registration structure includes, for example, a registration recess provided on a surface of the first semiconductor chip, and a registration projection provided on a surface of the second semiconductor chip for engagement with the registration recess. The registration projection may be a spherical member provided on the surface of the second semiconductor chip.Type: GrantFiled: February 27, 2003Date of Patent: November 15, 2005Assignee: Rohm Co., Ltd.Inventors: Junichi Hikita, Yoshikazu Nakagawa, Koji Yamamoto
-
Patent number: 6897091Abstract: A semiconductor device having a metal layer at the peripheral area surrounding an element forming area formed on a semiconductor substrate. This metal layer may be connected to the grounding potential or the power potential. The peripheral area is a scribing line area for example. The metal layer may be formed simultaneously with the formation of a bump within the element forming area.Type: GrantFiled: May 16, 2002Date of Patent: May 24, 2005Assignee: Rohm Co., Ltd.Inventors: Junichi Hikita, Yoshikazu Nakagawa, Nobuhisa Kumamoto
-
Publication number: 20050051845Abstract: A gate electrode in an NMOS region is one of intrinsic silicon and a material having a work function equivalent to that of intrinsic silicon, and a material having a work function smaller than that of intrinsic silicon. A gate electrode in a PMOS region is one of intrinsic silicon and a material having a work function equivalent to that of intrinsic silicon, and a material having a work function larger than that of intrinsic silicon. Further, a source/drain region in the NMOS region includes a silicide layer of a material having a work function smaller than that of intrinsic silicon, and a source/drain region in the PMOS region includes a silicide layer of a material having a work function larger than that of intrinsic silicon.Type: ApplicationFiled: August 4, 2004Publication date: March 10, 2005Applicant: Semiconductor Leading Edge Technologies, Inc.Inventors: Yoshikazu Nakagawa, Naoki Izumi
-
Publication number: 20030146518Abstract: A semiconductor device including a first semiconductor chip, a second semiconductor chip bonded to the first semiconductor chip in a stacked relation, and a registration structure which causes the first and second semiconductor chips to be positioned with respect to each other by depression-projection engagement therebetween. The registration structure includes, for example, a registration recess provided on a surface of the first semiconductor chip, and a registration projection provided on a surface of the second semiconductor chip for engagement with the registration recess. The registration projection may be a spherical member provided on the surface of the second semiconductor chip.Type: ApplicationFiled: February 27, 2003Publication date: August 7, 2003Inventors: Junichi Hikita, Yoshikazu Nakagawa, Koji Yamamoto
-
Publication number: 20020127777Abstract: A semiconductor device having a metal layer at the peripheral area surrounding an element forming area formed on a semiconductor substrate. This metal layer may be connected to the grounding potential or the power potential. The peripheral area is a scribing line area for example. The metal layer may be formed simultaneously with the formation of a bump within the element forming area.Type: ApplicationFiled: May 16, 2002Publication date: September 12, 2002Inventors: Junichi Hikita, Yoshikazu Nakagawa, Nobuhisa Kumamoto
-
Patent number: 6404040Abstract: A semiconductor device having a metal layer at the peripheral area surrounding an element forming area formed on a semiconductor substrate. This metal layer may be connected to the grounding potential or the power potential. The peripheral area is a scribing line area for example. The metal layer may be formed simultaneously with the formation of a bump within the element forming area.Type: GrantFiled: February 3, 2000Date of Patent: June 11, 2002Assignee: Rohm Co., LtdInventors: Junichi Hikita, Yoshikazu Nakagawa, Nobuhisa Kumamoto
-
Patent number: 5726467Abstract: Insulating layers are formed, for instance, by ion injection, in a multilayer of compound semiconductor layers in regions spaced at predetermined intervals, to leave a plurality of narrow channel layers between the insulating layers. A gate electrode is formed on the insulating layers and channel layers so as to traverse those layers.Type: GrantFiled: September 30, 1992Date of Patent: March 10, 1998Assignee: Rohm Co., Ltd.Inventor: Yoshikazu Nakagawa
-
Patent number: 5412230Abstract: First and second high-resistivity compound semiconductor channel layers are formed between an undoped compound semiconductor layer and a doped compound semiconductor layer having an electron affinity smaller than the undoped compound semiconductor layer. The first high-resistivity compound semiconductor channel layer is adjacent to the doped compound semiconductor layer, and has an electron affinity distribution that increases toward the undoped compound semiconductor layer. The second high-resistivity compound semiconductor channel layer is located between the first high-resistivity compound semiconductor channel layer and the undoped compound semiconductor layer, and has an electron affinity distribution that decreases toward the undoped compound semiconductor layer. A gate electrode and cap layers are formed on the doped compound semiconductor layer. Source and drain electrodes are formed on the respective cap layers.Type: GrantFiled: September 30, 1992Date of Patent: May 2, 1995Assignee: Rohm Co., Ltd.Inventor: Yoshikazu Nakagawa
-
Patent number: 5366849Abstract: The fine pattern processing method comprises an exposure step for forming a resist pattern having a predetermined opening on a substrate, a vapor deposition step for forming a vapor deposited film on a portion of the substrate which is exposed at the opening by performing an inclined vapor deposition over the resist pattern, and an etching step for performing the etching treatment with use of the vapor deposited film as a mask. In the exposure step, the exposure time of the photoresist is continuously varied within the wafer plane in relation to the continuous changes in the vapor deposition angles within the wafer plane during the inclined vapor deposition, so that the taper angle of the resist pattern is changed. In other words, the exposure time is shortened at the region where the vapor deposition angle is small so as to increase the taper angle of the resist pattern, whereas the exposure time is prolonged at the region where the vapor deposition angle is large in order that the taper angle is decreased.Type: GrantFiled: November 18, 1992Date of Patent: November 22, 1994Assignee: Rohm Co., Ltd.Inventors: Yoshikazu Nakagawa, Masayuki Sonobe
-
Patent number: 5343056Abstract: A compound semiconductor device includes an undoped semiconductor layer; a doped semiconductor layer formed on the undoped semiconductor layer and having smaller electron affinity than the undoped semiconductor layer, impurities being doped in the doped semiconductor layer; a gate electrode formed on the doped semiconductor layer; and a source electrode and a drain electrode respectively formed at both sides of the gate electrode, wherein an impurity concentration of the doped semiconductor layer is selected such that a portion of the doped semiconductor layer located immediately below the gate electrode is not completely depleted in a state in which a gate voltage is not applied to the gate electrode, and is completely depleted in a state in which a negative voltage for minimizing a noise figure is applied to the gate electrode.Type: GrantFiled: August 17, 1992Date of Patent: August 30, 1994Assignee: Rohm Co., Ltd.Inventor: Yoshikazu Nakagawa
-
Patent number: 5321278Abstract: A field-effect transistor (FET) in which an InGaAs layer formed on a GaAs substrate is formed in such a manner that the In composition ratio on the gate electrode side on the substrate surface is made small and the In composition ratio on the GaAs substrate side is made large. Thereby, the FET does not cause a decline in the mutual conductance in the FET and a decline in the noise figure (NF) even if negative voltage is applied to a gate electrode.Type: GrantFiled: June 5, 1992Date of Patent: June 14, 1994Assignee: Rohm Co., Ltd.Inventor: Yoshikazu Nakagawa
-
Patent number: 5313093Abstract: A compound semiconductor device includes an undoped semiconductor layer; a doped semiconductor layer formed on the undoped semiconductor layer and having smaller electron affinity than the undoped semiconductor layer; a gate electrode formed on the doped semiconductor layer; a cap layer formed on the doped semiconductor layer; and a source electrode and a drain electrode respectively formed on the cap layer. In the device, an undoped-material layer having greater electron affinity than the doped semiconductor layer and the cap layer, is formed between the doped semiconductor layer and the cap layer. A layer which has the same composition and impurities as those of the doped semiconductor layer and whose impurity concentration is sufficiently higher than an impurity concentration of the doped semiconductor layer may, be provided between the doped semiconductor layer and the cap layer.Type: GrantFiled: August 11, 1992Date of Patent: May 17, 1994Assignee: Rohm Co., Ltd.Inventor: Yoshikazu Nakagawa