Patents by Inventor Yoshikazu Saitou
Yoshikazu Saitou has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8711650Abstract: In order to implement a memory having a large storage capacity and a reduced data retention current, a non-volatile memory, an SRAM, a DRAM, and a control circuit are modularized into one package. The control circuit conducts assignment of addresses to the SRAM and DRAM, and stores data that must be retained over a long period of time in the SRAM. In the DRAM, a plurality of banks are divided into two sets, and mapped to the same address space, and sets are refreshed alternately. A plurality of chips of them are stacked and disposed, and wired by using the BGA and chip-to-chip bonding.Type: GrantFiled: June 26, 2012Date of Patent: April 29, 2014Assignee: Renesas Electronics CorporationInventors: Kazushige Ayukawa, Seiji Miura, Yoshikazu Saitou
-
Patent number: 8400853Abstract: A repair circuit achieving “group repair of mixed multiple repair methods” and a repair design method for making a product margin suitable are provided. In a chip mounting multiple RAMs, a repair circuit and a repair design method in consideration of a trade-off of chip yield and area increase along with mounting a repair circuit are provided. A repair circuit achieving “group repair of mixed multiple repair methods” which can select existence of a repair circuit, and one or more repair methods from I/O, column, and row repairs on the RAMS in the chip, respectively, when a repair circuit is mounted. The repair circuit performs repair per RAM group by sorting the RAMs mounting a repair circuit into a plurality of RAM groups. Also, a repair method which makes a number of acquired good chips in a wafer and an estimation method of the RAM grouping method are provided.Type: GrantFiled: May 12, 2010Date of Patent: March 19, 2013Assignee: Renesas Electronics CorporationInventors: Chizu Matsumoto, Kaname Yamasaki, Michinobu Nakao, Yoshikazu Saitou
-
Publication number: 20120262992Abstract: In order to implement a memory having a large storage capacity and a reduced data retention current, a non-volatile memory, an SRAM, a DRAM, and a control circuit are modularized into one package. The control circuit conducts assignment of addresses to the SRAM and DRAM, and stores data that must be retained over a long period of time in the SRAM. In the DRAM, a plurality of banks are divided into two sets, and mapped to the same address space, and sets are refreshed alternately. A plurality of chips of them are stacked and disposed, and wired by using the BGA and chip-to-chip bonding.Type: ApplicationFiled: June 26, 2012Publication date: October 18, 2012Applicant: RENESAS TECHNOLOGY CORP.Inventors: Kazushige Ayukawa, Seiji Miura, Yoshikazu Saitou
-
Patent number: 8223578Abstract: In order to implement a memory having a large storage capacity and a reduced data retention current, a non-volatile memory, an SRAM, a DRAM, and a control circuit are modularized into one package. The control circuit conducts assignment of addresses to the SRAM and DRAM, and stores data that must be retained over a long period of time in the SRAM. In the DRAM, a plurality of banks are divided into two sets, and mapped to the same address space, and sets are refreshed alternately. A plurality of chips of them are stacked and disposed, and wired by using the BGA and chip-to-chip bonding.Type: GrantFiled: June 11, 2009Date of Patent: July 17, 2012Assignee: Renesas Electronics CorporationInventors: Kazushige Ayukawa, Seiji Miura, Yoshikazu Saitou
-
Publication number: 20100290299Abstract: A repair circuit achieving “group repair of mixed multiple repair methods” and a repair design method for making a product margin suitable are provided. In a chip mounting multiple RAMs, a repair circuit and a repair design method in consideration of a trade-off of chip yield and area increase along with mounting a repair circuit are provided. A repair circuit achieving “group repair of mixed multiple repair methods” which can select existence of a repair circuit, and one or more repair methods from I/O, column, and row repairs on the RAMS in the chip, respectively, when a repair circuit is mounted. The repair circuit performs repair per RAM group by sorting the RAMs mounting a repair circuit into a plurality of RAM groups. Also, a repair method which makes a number of acquired good chips in a wafer and an estimation method of the RAM grouping method are provided.Type: ApplicationFiled: May 12, 2010Publication date: November 18, 2010Inventors: Chizu MATSUMOTO, Kaname Yamasaki, Michinobu Nakao, Yoshikazu Saitou
-
Patent number: 7710764Abstract: A semiconductor integrated circuit with memory redundancy circuit to address the problems of increased area, power consumption and access time which is caused by using an ECC circuit for error correction. The circuit includes: a plurality of memory mats; a local bus, parallel to word lines, which transfers read data and write data from memory cells; a global bus for writing, parallel to data lines, which transfers write data from an input pad IO; a global bus for reading, parallel to data lines, which transfers read data to an output pad IO; and at least one error correction circuit located at an intersection of the global buses and the local bus. Reading and writing may each be completed in a single cycle, and during a write operation, data which is different from data previously read is written. By this configuration, an increase in area and power consumption can be avoided and errors such as soft errors can be corrected.Type: GrantFiled: April 6, 2007Date of Patent: May 4, 2010Assignees: Renesas Technology Corp., Hitachi ULSI Systems Co., Ltd.Inventors: Kenichi Osada, Koichiro Ishibashi, Yoshikazu Saitou, Masashige Harada, Takehiko Kijima
-
Publication number: 20090245004Abstract: In order to implement a memory having a large storage capacity and a reduced data retention current, a non-volatile memory, an SRAM, a DRAM, and a control circuit are modularized into one package. The control circuit conducts assignment of addresses to the SRAM and DRAM, and stores data that must be retained over a long period of time in the SRAM. In the DRAM, a plurality of banks are divided into two sets, and mapped to the same address space, and sets are refreshed alternately. A plurality of chips of them are stacked and disposed, and wired by using the BGA and chip-to-chip bonding.Type: ApplicationFiled: June 11, 2009Publication date: October 1, 2009Applicant: RENESAS TECHNOLOGY CORP.Inventors: Kazushige Ayukawa, Seiji Miura, Yoshikazu Saitou
-
Patent number: 7554872Abstract: In order to implement a memory having a large storage capacity and a reduced data retention current, a non-volatile memory, an SRAM, a DRAM, and a control circuit are modularized into one package. The control circuit conducts assignment of addresses to the SRAM and DRAM, and stores data that must be retained over a long period of time in the SRAM. In the DRAM, a plurality of banks are divided into two sets, and mapped to the same address space, and sets are refreshed alternately. A plurality of chips of them are stacked and disposed, and wired by using the BGA and chip-to-chip bonding.Type: GrantFiled: January 19, 2005Date of Patent: June 30, 2009Assignee: Renesas Technology Corp.Inventors: Kazushige Ayukawa, Seiji Miura, Yoshikazu Saitou
-
Publication number: 20070286001Abstract: A semiconductor integrated circuit with memory redundancy circuit to address the problems of increased area, power consumption and access time which is caused by using an ECC circuit for error correction. The circuit comprises: a plurality of memory mats; a local bus, parallel to word lines, which transfers read data and write data from memory cells; a global bus for writing, parallel to data lines, which transfers write data from an input pad IO; a global bus for reading, parallel to data lines, which transfers read data to an output pad IO; and at least one error correction circuit located at an intersection of the global buses and the local bus. Reading and writing may each be completed in a single cycle, and during a write operation, data which is different from data previously read is written. By this configuration, an increase in area and power consumption can be avoided and errors such as soft errors can be corrected.Type: ApplicationFiled: April 6, 2007Publication date: December 13, 2007Inventors: Kenichi Osada, Koichiro Ishibashi, Yoshikazu Saitou, Masashige Harada, Takehiko Kijima
-
Patent number: 7219272Abstract: A semiconductor integrated circuit with memory redundancy circuit to address the problems of increased area, power consumption and access time which is caused by using an ECC circuit for error correction. The circuit comprises: a plurality of memory mats; a local bus, parallel to word lines, which transfers read data and write data from memory cells; a global bus for writing, parallel to data lines, which transfers write data from an input pad IO; a global bus for reading, parallel to data lines, which transfers read data to an output pad IO; and at least one error correction circuit located at an intersection of the global buses and the local bus. Reading and writing may each be completed in a single cycle, and during a write operation, data which is different from data previously read is written. By this configuration, an increase in area and power consumption can be avoided and errors such as soft errors can be corrected.Type: GrantFiled: June 14, 2002Date of Patent: May 15, 2007Assignees: Renesas Technology Corp., Hitachi ULSI Systems Co. Ltd.Inventors: Kenichi Osada, Koichiro Ishibashi, Yoshikazu Saitou, Masashige Harada, Takehiko Kijima
-
Patent number: 6928512Abstract: A non-volatile memory, an SRAM, a DRAM and a control circuit are module-formed into a single packaged. The control circuit assigns addresses to the SRAM and addresses to the DRAM and data necessary to be held for a long period of time is saved in the SRAM. Two chips of DRAM are mapped to the same address space and refreshed alternately. The plural chips are arranged such that they are mutually laminated, and they are wired by means of a BGA or inter-chip bonding.Type: GrantFiled: June 6, 2002Date of Patent: August 9, 2005Assignees: Hitachi ULSI Systems Co, Ltd., Renesas Technology CorporationInventors: Kazushige Ayukawa, Seiji Miura, Tetsuya Iwamura, Kouichi Hoshi, Yoshikazu Saitou
-
Publication number: 20050128853Abstract: In order to implement a memory having a large storage capacity and a reduced data retention current, a non-volatile memory, an SRAM, a DRAM, and a control circuit are modularized into one package. The control circuit conducts assignment of addresses to the SRAM and DRAM, and stores data that must be retained over a long period of time in the SRAM. In the DRAM, a plurality of banks are divided into two sets, and mapped to the same address space, and sets are refreshed alternately. A plurality of chips of them are stacked and disposed, and wired by using the BGA and chip-to-chip bonding.Type: ApplicationFiled: January 19, 2005Publication date: June 16, 2005Inventors: Kazushige Ayukawa, Seiji Miura, Yoshikazu Saitou
-
Patent number: 6847575Abstract: In order to implement a memory having a large storage capacity and a reduced data retention current, a non-volatile memory, an SRAM, a DRAM, and a control circuit are modularized into one package. The control circuit conducts assignment of addresses to the SRAM and DRAM, and stores data that must be retained over a long period of time in the SRAM. In the DRAM, a plurality of banks are divided into two sets, and mapped to the same address space, and sets are refreshed alternately. A plurality of chips of them are stacked and disposed, and wired by using the BGA and chip-to-chip bonding.Type: GrantFiled: April 11, 2003Date of Patent: January 25, 2005Assignee: Renesas Technology Corp.Inventors: Kazushige Ayukawa, Seiji Miura, Yoshikazu Saitou
-
Publication number: 20040165471Abstract: The semiconductor device of the invention achieves a high-speed memory access. When the semiconductor device is configured to include a microprocessor and a semiconductor memory, the microprocessor includes an input/output buffer for system side that is made capable of exchanging signals with the outside by being supplied with a power supply voltage. The semiconductor memory includes an internal power supply circuit that takes in the power supply voltage as a reference voltage, and generates an internal power supply voltage being substantially equal to the power supply voltage; and it also includes an input/output buffer for memory side that is made capable of exchanging signals with the input/output buffer for system side by being supplied with the internal power supply voltage. This circuit configuration saves the level shifting on the microprocessor side, and realizes a high-speed access to the semiconductor memory from the microprocessor.Type: ApplicationFiled: February 2, 2004Publication date: August 26, 2004Inventors: Sadayuki Morita, Yoshikazu Saitou
-
Publication number: 20040145042Abstract: The present invention provides, in a memory which stacks a plurality of large-capacity SRAM chips or in a large-capacity SRAM chip which is mounted on a system LSI, the SRAM chips which can be easily stacked and facilitate bonding. Address pads which supply predetermined address signals to circuit blocks from the outside and data input/output pads which input/output data with respect to the circuit block are formed over a semiconductor chip. The data input/output pads are arranged along a first side of the semiconductor chip, the address pads are arranged along a second side which shares one of corners of the semiconductor chip with the first side, and the data input/output pads are not arranged on the second side. Due to such a constitution, by arranging the address pads on one side of the chip and the data input/output pads on another side of the chip in a concentrated manner, stacking and bonding of the chips are facilitated.Type: ApplicationFiled: January 14, 2004Publication date: July 29, 2004Inventors: Sadayuki Morita, Yoshikazu Saitou
-
Patent number: 6756814Abstract: The present invention is directed to simplify a circuit for fixing an output logic of a logic gate while suppressing a subthreshold current. A logic circuit has an n-channel type first transistor capable of interrupting power supply to a logic gate in accordance with an input control signal, and a p-channel type second transistor capable of fixing an output node of the logic gate to a high level interlockingly with the power supply interrupting operation by the first transistor, and a threshold of the first transistor is set to be higher than that of a transistor as a component of the logic gate. Means for interrupting the power supply to the logic gate is realized by the first transistor, and means for fixing an output node of the logic gate to the high level is realized by the second transistor, thereby simplifying the circuit for fixing the output logic of the logic gate while suppressing a subthreshold current.Type: GrantFiled: January 16, 2003Date of Patent: June 29, 2004Assignees: Renesas Technology Corp., Hitachi ULSI Systems Co., Ltd.Inventors: Yoshikazu Saitou, Kenichi Osada
-
Publication number: 20030206478Abstract: In order to implement a memory having a large storage capacity and a reduced data retention current, a non-volatile memory, an SRAM, a DRAM, and a control circuit are modularized into one package. The control circuit conducts assignment of addresses to the SRAM and DRAM, and stores data that must be retained over a long period of time in the SRAM. In the DRAM, a plurality of banks are divided into two sets, and mapped to the same address space, and sets are refreshed alternately. A plurality of chips of them are stacked and disposed, and wired by using the BGA and chip-to-chip bonding.Type: ApplicationFiled: April 11, 2003Publication date: November 6, 2003Applicant: Hitachi, Ltd.Inventors: Kazushige Ayukawa, Seiji Miura, Yoshikazu Saitou
-
Publication number: 20030141905Abstract: The present invention is directed to simplify a circuit for fixing an output logic of a logic gate while suppressing a subthreshold current. A logic circuit has an n-channel type first transistor capable of interrupting power supply to a logic gate in accordance with an input control signal, and a p-channel type second transistor capable of fixing an output node of the logic gate to a high level interlockingly with the power supply interrupting operation by the first transistor, and a threshold of the first transistor is set to be higher than that of a transistor as a component of the logic gate. Means for interrupting the power supply to the logic gate is realized by the first transistor, and means for fixing an output node of the logic gate to the high level is realized by the second transistor, thereby simplifying the circuit for fixing the output logic of the logic gate while suppressing a subthreshold current.Type: ApplicationFiled: January 16, 2003Publication date: July 31, 2003Applicant: Hitachi, Ltd. and Hitachi ULSI Systems Co.,Ltd.Inventors: Yoshikazu Saitou, Kenichi Osada
-
Patent number: 6587393Abstract: In order to implement a memory having a large storage capacity and a reduced data retention current, a non-volatile memory, an SRAM, a DRAM, and a control circuit are modularized into one package. The control circuit conducts assignment of addresses to the SRAM and DRAM, and stores data that must be retained over a long period of time in the SRAM. In the DRAM, a plurality of banks are divided into two sets, and mapped to the same address space, and sets are refreshed alternately. A plurality of chips of them are stacked and disposed, and wired by using the BGA and chip-to-chip bonding.Type: GrantFiled: May 9, 2002Date of Patent: July 1, 2003Assignee: Hitachi, Ltd.Inventors: Kazushige Ayukawa, Seiji Miura, Yoshikazu Saitou
-
Publication number: 20030008446Abstract: A semiconductor integrated circuit with memory redundancy circuit to address the problems of increased area, power consumption and access time which is caused by using an ECC circuit for error correction. The circuit comprises: a plurality of memory mats; a local bus, parallel to word lines, which transfers read data and write data from memory cells; a global bus for writing, parallel to data lines, which transfers write data from an input pad IO; a global bus for reading, parallel to data lines, which transfers read data to an output pad IO; and at least one error correction circuit located at an intersection of the global buses and the local bus. Reading and writing may each be completed in a single cycle, and during a write operation, data which is different from data previously read is written. By this configuration, an increase in area and power consumption can be avoided and errors such as soft errors can be corrected.Type: ApplicationFiled: June 14, 2002Publication date: January 9, 2003Applicant: Hitachi, Ltd.Inventors: Kenichi Osada, Koichiro Ishibashi, Yoshikazu Saitou, Masashige Harada, Takehiko Kijima