Patents by Inventor Yoshiro Baba
Yoshiro Baba has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 5726088Abstract: In a vertical power MOSFET having a U-shaped trench gate and a method of manufacturing the same, a P-type base layer and an N.sup.+ -type emitter layer are formed on the surface of an N-type semiconductor substrate. A plurality of trenches are formed to such a depth as to reach the semiconductor substrate. After that, an oxide film and a nitride film are formed in this order on the surface of the resultant element and on the inner surfaces of the trenches. In this case, the oxide film and nitride film are each formed to have a thickness corresponding to the operating characteristics of the element at the stage of design. The nitride film of a gate wiring region is selectively removed to form an oxide film on the surface of the element. Consequently, a thick gate insulation film of the oxide films can be formed between the corner portions of the N.sup.Type: GrantFiled: November 15, 1996Date of Patent: March 10, 1998Assignee: Kabushiki Kaisha ToshibaInventors: Satoshi Yanagiya, Noboru Matsuda, Yoshiro Baba
-
Patent number: 5610422Abstract: In a vertical power MOSFET having a U-shaped trench gate and a method of manufacturing the same, a P-type base layer and an N.sup.+ -type emitter layer are formed on the surface of an N-type semiconductor substrate. A plurality of trenches are formed to such a depth as to reach the semiconductor substrate. After that, an oxide film and a nitride film are formed in this order on the surface of the resultant element and on the inner surfaces of the trenches. In this case, the oxide film and nitride film are each formed to have a thickness corresponding to the operating characteristics of the element at the stage of design. The nitride film of a gate wiring region is selectively removed to form an oxide film on the surface of the element. Consequently, a thick gate insulation film of the oxide films can be formed between the corner portions of the N.sup.Type: GrantFiled: August 3, 1995Date of Patent: March 11, 1997Assignee: Kabushiki Kaisha ToshibaInventors: Satoshi Yanagiya, Noboru Matsuda, Yoshiro Baba
-
Patent number: 5589421Abstract: A chemical vapor deposition apparatus comprises a reaction chamber for annealing a silicon wafer, a transportation mechanism for transporting the silicon wafer to the reaction chamber, a detecting device for detecting temperature of the reaction chamber, and an operation control device for receiving signals corresponding to the temperature of the reaction chamber, and supplying to the transportation mechanism, other signals for preventing the silicon wafer from being transported when the temperature is 100.degree. C. or more.Type: GrantFiled: September 1, 1994Date of Patent: December 31, 1996Assignee: Kabushiki Kaisha ToshibaInventors: Naoto Miyashita, Koichi Takahashi, Mitsutoshi Koyama, Shinji Nunotani, Satoshi Yanagiya, Yoshiro Baba
-
Patent number: 5578508Abstract: A channel region and a source region are formed on a surface of a substrate by double diffusion. A trench is formed so as to penetrate a part of the channel region and a part of the source region and reach the substrate. After an insulating film is formed on an inner wall of the trench, a polysilicon layer is buried up to an intermediate portion of the trench. In this state, channel ions are implanted in a side surface region of the trench, thereby depleting a channel region. Thereafter, a polysilicon layer for leading out a gate is buried in the trench.Type: GrantFiled: April 21, 1995Date of Patent: November 26, 1996Assignee: Kabushiki Kaisha ToshibaInventors: Yoshiro Baba, Satoshi Yanagiya, Noboru Matsuda, Akihiko Osawa, Masanobu Tsuchitani
-
Patent number: 5554872Abstract: In a semiconductor device including a composite substrate formed by bonding first and second semiconductor substrates to each other through an oxide film and an insulator isolation trench formed from a major surface of the first semiconductor substrate to reach the oxide film and to surround an element forming region, when the potential of the second substrate is set at a potential higher than the minimum potential in the element forming region of the first substrate, an breakdown voltage can be increased. In a semiconductor integrated circuit having an element isolation region, a semiconductor device of a perfect dielectric isolation structure having an element forming region having a thickness smaller than that of the element forming region of a P-N junction isolation structure is used to reduce, e.g., a base curvature influence, thereby obtaining a further high breakdown voltage.Type: GrantFiled: March 27, 1995Date of Patent: September 10, 1996Assignee: Kabushiki Kaisha ToshibaInventors: Yoshiro Baba, Shunichi Hiraki, Akihiko Osawa
-
Patent number: 5321289Abstract: A vertical MOSFET includes a trench whose inner surface is covered with an insulating layer having a multilayer structure. In order to reduce a change in a gate threshold voltage, and equivalent silicon dioxide thickness of the gate insulating layer and a radius of curvature of an upper corner of the trench are provided such that a dielectric breakdown electric field strength of the gate insulating layer at the upper corner is in the range of 2.5 MV/cm to 5.0 MV/cm.Type: GrantFiled: October 21, 1993Date of Patent: June 14, 1994Assignee: Kabushiki Kaisha ToshibaInventors: Yoshiro Baba, Satoshi Yanagiya, Noburo Matsuda, Shunichi Hiraki
-
Patent number: 5282018Abstract: A power MOS semiconductor device, such as a vertical MOSFET, IGBT, and IPD, includes a body of semiconductor material having a first semiconductor layer having a first conductivity type, a second semiconductor layer having a second conductivity type and formed in the first semiconductor layer to provide a channel, a third semiconductor layer having the first conductivity type and formed in the second semiconductor layer, a trench formed in the first semiconductor layer across the third and second semiconductor layers, a gate insulating film covering a surface of the trench and extending to a surface of the third semiconductor layer, a gate electrode layer provided on the gate insulating film, and a buried layer having the first conductivity type provided in the first semiconductor layer so as to be contiguous to a bottom of the trench.Type: GrantFiled: April 29, 1993Date of Patent: January 25, 1994Assignee: Kabushiki Kaisha ToshibaInventors: Shunichi Hiraki, Yoshiro Baba
-
Patent number: 5250446Abstract: A mixture of at least two types of charged particles of ions having the same value obtained by dividing the electric charge of an ion by the mass of the ion, i.e., a mixture of charged particles including hydrogen molecular ions H.sub.2.sup.+ and deuterium ions D.sup.+, is accelerated in a charged particle accelerator. Since the mass spectrograph unit in the accelerator cannot divide the hydrogen molecular ions H.sub.2.sup.+ and the deuterium ion D.sup.+, both ions are accelerated together. When the hydrogen molecular ion H.sub.2.sup.+ collides against a silicon substrate, it is divided into two hydrogen ions 2H.sup.+. Since the hydrogen ion H.sup.+ and the deuterium ion D.sup.+ have different ranges in silicon, two regions including a great number of crystal defects are formed in the silicon substrate in one ion irradiating step. As a result, at least three regions of different lifetimes of carriers are formed at different depths of the semiconductor substrate.Type: GrantFiled: October 9, 1992Date of Patent: October 5, 1993Assignee: Kabushiki Kaisha ToshibaInventors: Akihiko Osawa, Yoshiro Baba, Mitsuhiko Kitagawa, Tetsujiro Tsunoda
-
Patent number: 5242845Abstract: A vertical MOS transistor comprises a semiconductor substrate, a first impurity region defined on the surface of the semiconductor substrate, a second impurity region defined under the first impurity region, the conduction type of the second impurity region being opposite to that of the first impurity region, a trench engraved on the surface of the semiconductor substrate to cut through the first and second impurity regions deeper than at least the bottom of the second impurity region, and a gate electrode disposed in the trench with a gate insulation film interposing between the wall of the trench and the gate electrode. The gate insulation film is thicker on the bottom of the trench and on part of the side walls of the trench continuous to the bottom than on the other parts.Type: GrantFiled: April 10, 1992Date of Patent: September 7, 1993Assignee: Kabushiki Kaisha ToshibaInventors: Yoshiro Baba, Shunichi Hiraki, Akihiko Osawa, Satoshi Yanagiya
-
Patent number: 5126807Abstract: A vertical MOS transistor comprises a semiconductor substrate, a first impurity region defined on the surface of the semiconductor substrate, a second impurity region defined under the first impurity region, the conduction type of the second impurity region being opposite to that of the first impurity region, a trench engraved on the surface of the semiconductor substrate to cut through the first and second impurity regions deeper than at least the bottom of the second impurity region, and a gate electrode disposed in the trench with a gate insulation film interposing between the wall of the trench and the gate electrode. THE gate insulation film is thicker on the bottom of the trench and on part of the side walls of the trench continuous to the bottom than on the other parts.Type: GrantFiled: June 12, 1991Date of Patent: June 30, 1992Assignee: Kabushiki Kaisha ToshibaInventors: Yoshiro Baba, Shunichi Hiraki, Akihiko Osawa, Satoshi Yanagiya
-
Patent number: 5126817Abstract: A dielectrically isolated structure for use in an SOI-type semiconductor device according to the present invention comprises a substrate having an element-forming region formed therein on a first insulating film, the region being made of a first material, at least one trench formed in the element-forming region and extending to the first insulating film, second insulating films formed on side walls of the trench, and a film made of a second material, and embedded in only an upper portion of the trench such that a bottom portion of the trench is hollow.Type: GrantFiled: October 12, 1990Date of Patent: June 30, 1992Assignees: Kabushiki Kaisha Toshiba, Tokuda Seisakusho Co., Ltd.Inventors: Yoshiro Baba, Yutaka Koshino, Akihiko Osawa, Kenji Yamawaki
-
Patent number: 5086332Abstract: A planar semiconductor device having a high breakdown voltage includes a semiconductor layer of a first conductivity type and a first semiconductor region of a second conductivity type selectively formed, together with the semiconductor layer, in the surface of the semiconductor layer forming a pn junction. The first semiconductor region is formed to have an impurity concentration higher than that of the semiconductor layer and therefore a resistivity higher than that of the semiconductor layer. A second semiconductor region of the second conductivity type having an impurity concentration lower than that of the first semiconductor region, is formed around and in contact with the first semiconductor region and together with the semiconductor layer constitutes a pn junction. A high resistance film is formed at least over the first semiconductor region and the second semiconductor region. A voltage is applied across the high resistance film to create a uniform electric field in the high resistance film.Type: GrantFiled: September 27, 1989Date of Patent: February 4, 1992Assignee: Kabushiki Kaisha ToshibaInventors: Akio Nakagawa, Kiminori Watanabe, Yutaka Koshino, Yoshihiro Yamaguchi, Yoshiro Baba
-
Patent number: 5084408Abstract: For controlling unwanted production of crystal defects from corners of isolated regions in a complete dielectric isolation structure, after at least one trench or groove is provided through a mask of an insulating film in a semiconductor substrate adhered to an insulating film of a base substrate, the mask is side-etched and the insulating film of the base substrate is selectively etched at the same time to expose corners of the semiconductor substrate. The exposed corners of the semiconductor substrate is then subjected to isotropic etching to remove a pointed portion therefrom. Thereafter, side surfaces of the semiconductor substrate exposed within the trench is oxidized to provide an insulating film for dielectric isolation which has rounded corners.Type: GrantFiled: October 15, 1990Date of Patent: January 28, 1992Assignee: Kabushiki Kaisha ToshibaInventors: Yoshiro Baba, Yutaka Koshino, Akihiko Osawa, Satoshi Yanagiya
-
Patent number: 5031021Abstract: There is disclosed a power transistor comprising a semiconductor substrate having a PN junction exposed on a major surface of the semiconductor substrate, and a semiinsulative polysilicon film formed on the major surface, the polysilicon film covering the PN junction, the polysilicon film containing at least one of carbon, oxygen, and nitrogen, and the polysilicon film having a thickness of about 3000 .ANG..Type: GrantFiled: September 11, 1986Date of Patent: July 9, 1991Assignee: Kabushiki Kaisha ToshibaInventors: Yoshiro Baba, Kazuo Tsuru, Tatsuo Akiyama, Yutaka Koshino
-
Patent number: 5029324Abstract: A semiconductor device has a semiconductor region, an electrode layer formed over the semiconductor region, and a protection layer formed to cover the semiconductor region and the electrode layer. In the semiconductor device, the protection layer is a semiconductor protection layer. Part of the semiconductive protection layer is formed thin so as to have a low resistance, permitting a corresponding portion of the electrode layer to be connected to an external bonding wire.Type: GrantFiled: April 16, 1990Date of Patent: July 2, 1991Assignee: Kabushiki Kaisha ToshibaInventors: Akihiko Osawa, Yutaka Koshino, Yoshiro Baba
-
Patent number: 4984052Abstract: A bonded substrate comprises a first semiconductor substrate in which a plurality of semiconductor elements are formed, a second semiconductor substrate adhered to the first semiconductor substrate so as to support it by means of an insulating layer interposed therebetween, a first semi-insulating polysilicon layer interposed between the first semiconductor substrate and the insulating layer, and a second semi-insulating polysilicon layer interposed between the insulating layer and the second semiconductor substrate. The semi-insulating polysilicon layers serve to reduce the voltage applied to the insulating layer and to prevent the insulating layer from being etched.Type: GrantFiled: October 10, 1989Date of Patent: January 8, 1991Assignee: Kabushiki Kaisha ToshibaInventors: Yutaka Koshino, Yoshiro Baba, Akihiko Osawa, Satoshi Yanagiya
-
Patent number: 4968932Abstract: An evaluation method for a semiconductor device includes the steps of applying a reverse bias voltage between an N-type substrate formed in a surface of the semiconductor device and a P-type region formed in a surface of the N-type substrate to form a depletion layer along the junction therebetween, scanning the surface of the semiconductor device is one direction with a light beam to cause an optical beam induced current to be flow across the junction, and measuring the OBIC intensity profile on a scanning line extending across the depletion layer in the surfaces of the N-type substrate and P-type region. In the method, the light beam has a wavelength whose penetration length is smaller than the depth or thickness of the P-type region, the OBIC intensity profile is integrated over a range corresponding to the depletion layer, and the integrated value is normalized by the reverse bias voltage to determine the surface potential distribution of the semiconductor device.Type: GrantFiled: September 30, 1988Date of Patent: November 6, 1990Assignee: Kabushiki Kaisha ToshibaInventors: Yoshiro Baba, Yutaka Koshino, Seiji Yasuda
-
Patent number: 4780426Abstract: A first silicon oxide film is formed on the major surface of an n-type silicon substrate. A silicon nitride film is formed on the first silicon oxide film. The first silicon oxide film and the silicon nitride film are selectively etched to form an opening. Boron ions are implanted into the silicon substrate using the first silicon oxide film and the silicon nitride film as a mask. A second silicon oxide film is formed on the silicon substrate exposed by the opening. Gallium ions are implanted into the second silicon oxide film using the silicon nitride film as a mask. Boron and gallium ions are simultaneously diffused in the silicon substrate. In this case, a diffusion rate of gallium in the silicon substrate is higher than that of boron in the silicon substrate, and the diffusion rate of gallium in the silicon oxide film is higher than that in the silicon substrate. Therefore, a p-type second layer is formed in the substrate to surround a p.sup.+ -type first layer in a self-aligned manner.Type: GrantFiled: September 24, 1987Date of Patent: October 25, 1988Assignee: Kabushiki Kaisha ToshibaInventors: Yutaka Koshino, Yoshiro Baba, Jiro Ohshima
-
Patent number: 4710794Abstract: Disclosed is a composite semiconductor device, comprising a composite substrate consisting of first and second semiconductor substrates, one surface of each of which is mirror-polished, so that the mirror-polished surfaces are bonded together.Type: GrantFiled: February 12, 1986Date of Patent: December 1, 1987Assignee: Kabushiki Kaisha ToshibaInventors: Yutaka Koshino, Tatsuo Akiyama, Yoshiro Baba