Patents by Inventor Young O LEE
Young O LEE has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240141118Abstract: A surface-treated inorganic nanoparticle includes a core including Mania (TiO2); a shell surrounding the core, and including zirconia(ZrO2); and a dispersant including a phosphate functional group, and connected to the shell,Type: ApplicationFiled: February 7, 2023Publication date: May 2, 2024Applicant: SAMSUNG ELECTRO-MECHANICS CO., LTD.Inventors: Seong Chan PARK, Chang Hyun YOON, Jung Hyun LEE, Eun Jung LIM, Young O KIM
-
Publication number: 20240097238Abstract: A battery pack is advantageous for effective control and maintenance of thermal events. A battery pack according to one aspect of the present disclosure may include a battery module having one or more battery cells; a fire extinguishing tank holding a fire extinguishing liquid, disposed on top of the battery module and having a through hole formed therein; and a cover member installed in the through hole of the fire extinguishing tank and configured to open or close the through hole according to a change in internal pressure of the fire extinguishing tank.Type: ApplicationFiled: December 20, 2022Publication date: March 21, 2024Applicant: LG ENERGY SOLUTION, LTD.Inventors: Jong-Kyu AHN, Ki-Youn KIM, Hyeon-Kyu KIM, Jeong-O MUN, Gi-Dong PARK, Young-Won YUN, Seong-Ju LEE, Jae-Ki LEE
-
Patent number: 11799458Abstract: A pulse-based flip flop circuit includes a pulse generator generating a pulse signal and an inverted pulse signal, a scan hold buffer holding a scan input signal for a delay time, and a latch circuit including an intermediate node receiving either a data signal or the scan input signal responsive to a scan enable signal, the pulse signal and the inverted pulse signal. The pulse generator circuit includes a direct path providing a clock signal as a direct path input to a NAND circuit; a delay path including a number of plural stages that delay the clock signal and provide a delayed clock signal as a delay path input to the NAND circuit that performs a NAND operation on the direct path and delay path inputs to generate the inverted pulse signal; and a feedback path providing the pulse signal to a first stage among the stages of the delay path.Type: GrantFiled: March 11, 2022Date of Patent: October 24, 2023Inventors: Young O Lee, Min Su Kim, Jeong Jin Lee, Won Hyun Choi
-
Patent number: 11735793Abstract: Disclosed is a method for manufacturing a battery pack which has an upper plate configured to have a seating surface, on which battery modules are seated, and a plurality of members configured to separate the seating surface of the upper plate into a plurality of regions. The method includes calculating height tolerances of the seating surface in the respective regions, determining application amounts of the gap filler in the respective regions based on the calculated height tolerances in the respective regions, and applying the determined application amounts of the gap filler in the respective regions.Type: GrantFiled: August 11, 2021Date of Patent: August 22, 2023Assignees: HYUNDAI MOTOR COMPANY, KIA CORPORATIONInventors: Hae Kyu Lim, Jeong Hun Seo, Yun Ho Kim, Ji Woong Jung, Tae Hyuck Kim, Gyung Hoon Shin, Jong Wook Lee, In Gook Son, Wu Hyun Kim, Jae Hyeon Ju, Kang Won Lee, Yong Hwan Choi, Yu Ri Oh, Hwi Moon, Young O Lee, Jae Won Lee, Jae Ho Bae
-
Publication number: 20220393671Abstract: A pulse-based flip flop circuit includes; a pulse generator generating a pulse signal and an inverted pulse signal, a scan hold buffer holding a scan input signal for a delay time, and a latch circuit including an intermediate node receiving one of a data signal and the scan input signal in response to a scan enable signal, the pulse signal and the inverted pulse signal. The pulse generator circuit includes; a direct path providing a clock signal as a direct path input to a NAND circuit, a delay path including a number of stages configured to delay the clock signal and provide a delayed clock signal as a delay path input to NAND circuit, wherein the NAND circuit performs a NAND operation on the direct path input and the delay path input to generate the inverted pulse signal, and a feedback path providing the pulse signal to a first stage among the number of stages of the delay path.Type: ApplicationFiled: March 11, 2022Publication date: December 8, 2022Inventors: YOUNG O LEE, MIN SU KIM, JEONG JIN LEE, WON HYUN CHOI
-
Patent number: 11386254Abstract: A semiconductor circuit and a layout system of the semiconductor circuit, the semiconductor circuit including a latch; a feedback inverter that receives an output signal of the latch via a first node and provides a feedback signal to the latch responsive to the output signal of the latch; and an output driver which receives the output signal of the latch via the first node and provides an output signal externally of the semiconductor circuit. The output driver includes an even number of inverters, and the latch, the feedback inverter, and the output driver share a single active region formed without isolation.Type: GrantFiled: August 23, 2019Date of Patent: July 12, 2022Assignee: Samsung Electronics Co., Ltd.Inventors: Ah Reum Kim, Min Su Kim, Young O Lee
-
Publication number: 20220190428Abstract: Disclosed is a method for manufacturing a battery pack which has an upper plate configured to have a seating surface, on which battery modules are seated, and a plurality of members configured to separate the seating surface of the upper plate into a plurality of regions. The method includes calculating height tolerances of the seating surface in the respective regions, determining application amounts of the gap filler in the respective regions based on the calculated height tolerances in the respective regions, and applying the determined application amounts of the gap filler in the respective regions.Type: ApplicationFiled: August 11, 2021Publication date: June 16, 2022Applicants: HYUNDAI MOTOR COMPANY, KIA CORPORATIONInventors: Hae Kyu LIM, Jeong Hun SEO, Yun Ho KIM, Ji Woong JUNG, Tae Hyuck KIM, Gyung Hoon SHIN, Jong Wook LEE, In Gook SON, Wu Hyun KIM, Jae Hyeon JU, Kang Won LEE, Yong Hwan CHOI, Yu Ri OH, Hwi MOON, Young O LEE, Jae Won LEE, Jae Ho BAE
-
Patent number: 10868524Abstract: A semiconductor circuit and a semiconductor circuit layout system are provided. The semiconductor circuit includes a clock inverter which inverts a clock signal and outputs an inverted clock signal where the clock inverter is laid out between a second master latch main circuit configured to latch signals of a first node and a fourth node based on the clock signal and the inverted clock signal, respectively, and a second slave latch main circuit configured to latch signals of a second node and a fifth node based on the clock signal and the inverted clock signal, respectively.Type: GrantFiled: August 8, 2019Date of Patent: December 15, 2020Assignee: Samsung Electronics Co., Ltd.Inventors: Young O Lee, Doo Seok Yoon, Min Su Kim
-
Publication number: 20200192997Abstract: A semiconductor circuit and a layout system of the semiconductor circuit, the semiconductor circuit including a latch; a feedback inverter that receives an output signal of the latch via a first node and provides a feedback signal to the latch responsive to the output signal of the latch; and an output driver which receives the output signal of the latch via the first node and provides an output signal externally of the semiconductor circuit. The output driver includes an even number of inverters, and the latch, the feedback inverter, and the output driver share a single active region formed without isolation.Type: ApplicationFiled: August 23, 2019Publication date: June 18, 2020Inventors: Ah Reum KIM, Min Su KIM, Young O LEE
-
Publication number: 20200195237Abstract: A semiconductor circuit and a semiconductor circuit layout system are provided. The semiconductor circuit includes a clock inverter which inverts a clock signal and outputs an inverted clock signal where the clock inverter is laid out between a second master latch main circuit configured to latch signals of a first node and a fourth node based on the clock signal and the inverted clock signal, respectively, and a second slave latch main circuit configured to latch signals of a second node and a fifth node based on the clock signal and the inverted clock signal, respectively.Type: ApplicationFiled: August 8, 2019Publication date: June 18, 2020Applicant: Samsung Electronics Co., Ltd.Inventors: Young O LEE, Doo Seok YOON, Min Su KIM