Patents by Inventor Yu-Cheng Tung
Yu-Cheng Tung has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11824087Abstract: A semiconductor device includes a substrate; at least one trench located at a top surface of the substrate; and a first dielectric layer, a second dielectric layer and a third dielectric layer that are sequentially stacked on an inner wall of each of the at least one trench. A topmost surface of the first dielectric layer is lower than a topmost surface of the second dielectric layer and the top surface of the substrate, to form a first groove between the second dielectric layer and the substrate. An edge corner between the top surface of the substrate and the inner wall of each of the at least one trench is in a shape of a fillet curve. The fillet structure is smooth and round without a sharp corner, reducing point discharge and improving reliability of the shallow trench isolation structure.Type: GrantFiled: June 16, 2021Date of Patent: November 21, 2023Assignee: Fujian Jinhua Integrated Circuit Co., Ltd.Inventors: Huixian Lai, Yu Cheng Tung, Chao-Wei Lin, Chiayi Chu
-
Patent number: 11818880Abstract: A semiconductor structure includes a substrate having first and second bottom electrodes disposed thereon. The first bottom electrode includes a first sidewall and a second sidewall. An upper portion of the first sidewall comprises a slope profile. The second bottom electrode includes a third sidewall and a fourth sidewall. The second sidewall is opposite to the third sidewall. An upper supporting layer extends laterally between and the first bottom electrode and the second bottom electrode and directly contacts the second sidewall and the third sidewall. A lower end of the slope profile is not lower than a lower surface of the upper supporting layer. A cavity extends laterally between the substrate and the upper supporting layer. A capacitor dielectric layer is formed along the first bottom electrode and the second bottom electrode. A conductive material is formed on the capacitor dielectric layer and fills the cavity.Type: GrantFiled: May 11, 2022Date of Patent: November 14, 2023Assignee: Fujian Jinhua Integrated Circuit Co., Ltd.Inventors: Yu-Cheng Tung, Janbo Zhang
-
Publication number: 20230363146Abstract: The present invention discloses a semiconductor memory device, including a substrate, active areas, first wires and at least one first plug. The active areas extend parallel to each other along a first direction, and the first wires cross over the active areas, wherein each of the first wires has a first end and a second end opposite to each other. The first plug is disposed on the first end of the first wire and electrically connected with the first wire, wherein the first plug entirely wraps the first end of the first wire and is in direct contact with a top surface, sidewalls and an end surface of the first end. Therefore, the contact area between the plug and the first wires may be increased, the contact resistance of the plug may be reduced, and the reliability of electrical connection between the plug and the first wires may be improved.Type: ApplicationFiled: July 14, 2023Publication date: November 9, 2023Applicant: Fujian Jinhua Integrated Circuit Co., Ltd.Inventors: Yu-Cheng Tung, Huixian LAI, Yi-Wang Jhan
-
Publication number: 20230354583Abstract: The present disclosure relates to a method of fabricating a semiconductor device, the semiconductor device includes a substrate, a plurality of gate structures, a plurality of isolation fins, and at least one bit line. The gate structures are disposed in the substrate, with each of the gate structures being parallel with each other and extending along a first direction. The isolation fins are disposed on the substrate, with each of the isolation fins being parallel with each other and extending along the first direction, over each of the gate structures respectively. The at least one bit line is disposed on the substrate to extend along a second direction being perpendicular to the first direction. The at least one bit line comprises a plurality of pins extending toward the substrate, and each of the pins is alternately arranged with each of the isolation fins along the second direction.Type: ApplicationFiled: July 10, 2023Publication date: November 2, 2023Applicant: Fujian Jinhua Integrated Circuit Co., Ltd.Inventors: Janbo Zhang, Li-Wei Feng, Yu-Cheng Tung
-
Publication number: 20230335491Abstract: A semiconductor device includes a substrate having a plurality of parallel active regions, an isolation structure in the substrate to separate the active regions, a buried word line disposed in the substrate and cutting through the isolation structure and the active regions, and a dielectric insert structure disposed in the substrate, directly under the buried word line and between end portions of adjacent two of the active regions. A bottom surface of the dielectric insert structure is lower than a bottom surface of the isolation structure.Type: ApplicationFiled: July 6, 2022Publication date: October 19, 2023Applicant: Fujian Jinhua Integrated Circuit Co., Ltd.Inventors: Yu-Cheng Tung, Janbo Zhang
-
Patent number: 11784184Abstract: A semiconductor memory device includes a substrate, an active structure, a shallow trench isolation and a plurality of word lines. The active structure is disposed in the substrate, and includes a plurality of first active fragments and a plurality of second active fragments extended parallel to each other along a first direction and the second active fragments are disposed outside a periphery of all of the first active fragments. The shallow trench isolation is disposed in the substrate to surround the active structure, and which includes a plurality of first portions and a plurality of second portions. The word lines are disposed in the substrate, parallel with each other to extend along a second direction, wherein at least one of the word lines are only intersected with the second active fragments, or at least one of the word lines does not pass through any one of the second portions.Type: GrantFiled: November 2, 2021Date of Patent: October 10, 2023Assignee: Fujian Jinhua Integrated Circuit Co., Ltd.Inventors: Janbo Zhang, Yu-Cheng Tung
-
Publication number: 20230320073Abstract: A semiconductor structure includes a substrate having first and second bottom electrodes disposed thereon. The first bottom electrode includes a first sidewall and a second sidewall. An upper portion of the first sidewall comprises a slope profile. The second bottom electrode includes a third sidewall and a fourth sidewall. The second sidewall is opposite to the third sidewall. An upper supporting layer extends laterally between and the first bottom electrode and the second bottom electrode and directly contacts the second sidewall and the third sidewall. A lower end of the slope profile is not lower than a lower surface of the upper supporting layer. A cavity extends laterally between the substrate and the upper supporting layer. A capacitor dielectric layer is formed along the first bottom electrode and the second bottom electrode. A conductive material is formed on the capacitor dielectric layer and fills the cavity.Type: ApplicationFiled: May 11, 2022Publication date: October 5, 2023Applicant: Fujian Jinhua Integrated Circuit Co., Ltd.Inventors: Yu-Cheng Tung, Janbo Zhang
-
Publication number: 20230309306Abstract: The present disclosure provides a three-dimensional memory device and a method of fabricating the same, which includes a substrate, and a memory stack structure. The memory stack structure is disposed on the substrate, and includes a plurality of stack units sequentially stacked into a staircase shape, wherein each of the stack units has a stepped slope, the stepped slope of any one of the stack units disposed in a related lower position is less than the stepped slope of another one of the stack units disposed over the one of the stack units. Through this arrangements, the three-dimensional memory device may therefore obtain an optimized structural integrity, as well as improved component efficiency.Type: ApplicationFiled: November 1, 2022Publication date: September 28, 2023Applicant: Fujian Jinhua Integrated Circuit Co., Ltd.Inventors: GUOGUO KONG, Meng Qi ZHUANG, Yun-Fan Chou, Yu-Cheng Tung, Shi-Wei HE
-
Patent number: 11765886Abstract: The present invention discloses a semiconductor memory device, including a substrate, active areas, first wires and at least one first plug. The active areas extend parallel to each other along a first direction, and the first wires cross over the active areas, wherein each of the first wires has a first end and a second end opposite to each other. The first plug is disposed on the first end of the first wire and electrically connected with the first wire, wherein the first plug entirely wraps the first end of the first wire and is in direct contact with a top surface, sidewalls and an end surface of the first end. Therefore, the contact area between the plug and the first wires may be increased, the contact resistance of the plug may be reduced, and the reliability of electrical connection between the plug and the first wires may be improved.Type: GrantFiled: August 9, 2021Date of Patent: September 19, 2023Assignee: Fujian Jinhua Integrated Circuit Co., Ltd.Inventors: Yu-Cheng Tung, Huixian Lai, Yi-Wang Jhan
-
Publication number: 20230292499Abstract: A semiconductor memory device including an array region and a peripheral region surrounding the array region. The array region includes a plurality of active regions and a first insulating layer disposed between the active regions. The peripheral region includes a peripheral structure, a second insulating layer surrounding the peripheral structure, and a third insulating layer surrounding the second insulating layer. At least a buried word line extends through the array region and the peripheral region, wherein a portion of the buried word line through the second insulating layer comprises a neck profile from a plan view.Type: ApplicationFiled: May 11, 2022Publication date: September 14, 2023Applicant: Fujian Jinhua Integrated Circuit Co., Ltd.Inventors: Janbo Zhang, Yu-Cheng Tung
-
Patent number: 11758710Abstract: A memory device includes a first electrode, a first support layer, a dielectric layer and a second electrode. The first electrode is disposed on a substrate and extending upwards. The first support layer laterally supports an upper portion of a sidewall of the first electrode, where the first support layer has a slim portion. The dielectric layer is disposed on the first electrode and the first support layer. The second electrode is disposed on the dielectric layer. In addition, a method of fabricating the memory device is provided.Type: GrantFiled: August 17, 2021Date of Patent: September 12, 2023Assignee: Fujian Jinhua Integrated Circuit Co., Ltd.Inventors: Yi-Wang Jhan, Yu-Cheng Tung, Fu-Che Lee, Chien-Cheng Tsai, An-Chi Liu, Ming-Feng Kuo, Gang-Yi Lin, Junyi Zheng
-
Patent number: 11744062Abstract: The present disclosure relates to a semiconductor device and a fabricating method thereof, the semiconductor device includes a substrate, a plurality of gate structures, a plurality of isolation fins, and at least one bit line. The gate structures are disposed in the substrate, with each of the gate structures being parallel with each other and extending along a first direction. The isolation fins are disposed on the substrate, with each of the isolation fins being parallel with each other and extending along the first direction, over each of the gate structures respectively. The at least one bit line is disposed on the substrate to extend along a second direction being perpendicular to the first direction. The at least one bit line comprises a plurality of pins extending toward the substrate, and each of the pins is alternately arranged with each of the isolation fins along the second direction.Type: GrantFiled: June 2, 2021Date of Patent: August 29, 2023Assignee: Fujian Jinhua Integrated Circuit Co., Ltd.Inventors: Janbo Zhang, Li-Wei Feng, Yu-Cheng Tung
-
Publication number: 20230261046Abstract: A semiconductor structure and a method of forming the semiconductor structure are disclosed. Through forming an electrically conductive structure on a trench isolation structure, utilization of a space above the trench isolation structure is achievable, which can reduce the space required in a semiconductor integrated circuit to accommodate the electrically conductive structure, thus facilitating dimensional shrinkage of the semiconductor integrated circuit.Type: ApplicationFiled: April 27, 2023Publication date: August 17, 2023Applicant: Fujian Jinhua Integrated Circuit Co., Ltd.Inventors: Yu-Cheng Tung, Yun-Fan Chou, Te-Hao Huang, Hsien-Shih Chu, Feng-Ming Huang
-
Publication number: 20230255018Abstract: A method of manufacturing a semiconductor memory device is provided in the present invention, including steps of providing a substrate, forming word lines extending in a first direction in said substrate, forming bit lines extending in a second direction over said word lines, forming partition structures between said bit lines and right above said word lines, forming storage node contacts in spaces defined by said bit lines and said partition structures, wherein a portion of said storage node contact protruding from top surfaces of said bit lines and said partition structures is contact pad, forming a silicon nitride liner on said contact pads, said bit lines and said partition structures, and forming a silicon oxide layer on said silicon nitride liner.Type: ApplicationFiled: April 13, 2023Publication date: August 10, 2023Applicant: Fujian Jinhua Integrated Circuit Co., Ltd.Inventors: Janbo Zhang, Chao-Wei Lin, Chia-Yi Chu, Yu-Cheng Tung, Ken-Li Chen, Tsung-Wen Chen
-
Publication number: 20230253317Abstract: A semiconductor structure is provided in the present invention, including a substrate with multiple recesses and active areas, multiple bit lines spaced apart in a first direction on the cell region and extending in a second direction perpendicular to the first direction, and the bit line is electrically connected to an active area in the substrate through the recess, and a dummy bit line at an outermost side of the multiple bit lines in the first direction and extending in the second direction, wherein a width of the dummy bit line in the first direction is larger than a width of the bit line in the first direction, and the bit lines and the dummy bit line have the same composition and layer structures.Type: ApplicationFiled: July 7, 2022Publication date: August 10, 2023Applicant: Fujian Jinhua Integrated Circuit Co., Ltd.Inventors: Yu-Cheng Tung, Janbo Zhang
-
Patent number: 11721552Abstract: A semiconductor device includes a substrate and a material disposed on the substrate. The material layer includes plural first patterns arranged parallel and separately in an array within a first region of the substrate, and plural second patterns parallel and separately disposed at two opposite sides of the first patterns, and plural third patterns parallel and separately disposed at another two opposite sides of the first patterns, wherein each of the third patterns has a relative greater dimension than that of each of the first patterns.Type: GrantFiled: December 26, 2021Date of Patent: August 8, 2023Assignees: UNITED MICROELECTRONICS CORP., Fujian Jinhua Integrated Circuit Co., Ltd.Inventors: Feng-Yi Chang, Yu-Cheng Tung, Fu-Che Lee
-
Patent number: 11706911Abstract: The present disclosure relates to a semiconductor memory device and a method of fabricating the same, and the semiconductor memory device includes a substrate, an active structure and a shallow trench isolation. The active structure is disposed within the substrate and includes a first active region and a second active region. The first active region includes a plurality of active region units, and the second active region is disposed at an outer side of the first active region to directly connect to a portion of the active region units. The second active region includes a plurality of first openings disposed an edge of the second active region. The shallow trench isolation is disposed within the substrate, to surround the active structure.Type: GrantFiled: July 5, 2022Date of Patent: July 18, 2023Assignee: Fujian Jinhua Integrated Circuit Co., Ltd.Inventors: Janbo Zhang, Enping Cheng, Li-Wei Feng, Yu-Cheng Tung
-
Patent number: 11688764Abstract: A semiconductor structure and a method of forming the semiconductor structure are disclosed. Through forming an electrically conductive structure on a trench isolation structure, utilization of a space above the trench isolation structure is achievable, which can reduce the space required in a semiconductor integrated circuit to accommodate the electrically conductive structure, thus facilitating dimensional shrinkage of the semiconductor integrated circuit.Type: GrantFiled: September 2, 2021Date of Patent: June 27, 2023Assignee: Fujian Jinhua Integrated Circuit Co., Ltd.Inventors: Yu-Cheng Tung, Yun-Fan Chou, Te-Hao Huang, Hsien-Shih Chu, Feng-Ming Huang
-
Publication number: 20230200056Abstract: The present disclosure relates to a semiconductor memory device and a fabricating method thereof, includes a substrate, a plurality of gate structures, a plurality of isolation fins, at least one bit line, and a plug. The gate structures are disposed in the substrate, being parallel with each other along a first direction. The isolation fins are disposed on the substrate, parallel with each other and extending along the first direction, over each of the gate structures respectively. The bit line is disposed on the substrate to extend along a second direction being perpendicular to the first direction. The bit line includes a plurality of pins extending toward the substrate, being alternately arranged with the isolation fins along the second direction. The plug is disposed on the substrate, being alternately with the bit line in the first direction.Type: ApplicationFiled: February 13, 2023Publication date: June 22, 2023Applicant: Fujian Jinhua Integrated Circuit Co., Ltd.Inventors: Janbo Zhang, Li-Wei Feng, Yu-Cheng Tung
-
Publication number: 20230200057Abstract: The present disclosure relates to a semiconductor memory device including a substrate, a plurality of buried word lines, a plurality of bit lines, and a plurality isolation fins. The substrate includes a plurality of active areas and a shallow trench isolation. The buried word lines are disposed in the substrate. The bit lines are disposed on the substrate. The isolation fins are disposed on the substrate, over each of the buried word lines respectively, wherein a portion of the isolation fins is disposed under the bit lines and overlapped with the bit lines.Type: ApplicationFiled: February 13, 2023Publication date: June 22, 2023Applicant: Fujian Jinhua Integrated Circuit Co., Ltd.Inventors: Janbo Zhang, Li-Wei Feng, Yu-Cheng Tung