Patents by Inventor Yu Hua
Yu Hua has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240181508Abstract: A contamination detection and auto-cleaning equipment and a method using the same are provided. The contamination detection and auto-cleaning equipment includes a contamination detection device and an automatic cleaning device. The contamination detection device is configured for detecting a cleanliness of a sample container. The automatic cleaning device is configured for cleaning the sample container. The contamination detection device includes a light emitter, a detection-light receiver and a controller. The light emitter is configured for emitting an emission light, wherein the emission light becomes a detection light after traveling through the sample container. The detection-light receiver is configured for receiving the detection light to obtain a detection-light intensity. The controller is coupled to the light emitter and the detection-light receiver, and obtain the cleanliness of the sample container according to a variation of the detection-light intensity.Type: ApplicationFiled: November 29, 2023Publication date: June 6, 2024Applicant: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventors: Chun-Kuo LIU, Chen-Hua CHU, Chi-Fan WANG, Yu-Xuan LIN
-
Publication number: 20240186724Abstract: An antenna module includes an antenna box and a first connection wire. The antenna box can include a first antenna, a second antenna, a first connection terminal, a second connection terminal and a housing. The first and second antennas are located in the housing and the housing has a first opening collectively exposing a portion of the first connection terminal and a portion of the second connection terminal. Each of the first and second antennas is adapted to receive or transmit wireless signals according to one of a plurality of wireless communication standards and the first and second antennas are electrically connected to the first and second connection terminals, respectively. The wireless communication standards can be different from each other.Type: ApplicationFiled: November 6, 2023Publication date: June 6, 2024Inventors: Tsai-Yi Yang, Yung-Sheng Tseng, Bo-Yuan Chang, Sheng-Shen Chang, Yu-Hua Chen, Shih-Shih Chien, En-Chin Wei
-
Publication number: 20240174686Abstract: The present application relates to an anti-tumor compound and a preparation method and use thereof, and in particular to a compound or a tautomer, a mesomer, a racemate, an enantiomer or a diastereoisomer thereof, or a mixture thereof, or a pharmaceutically acceptable salt thereof, and a preparation method and use thereof.Type: ApplicationFiled: November 10, 2023Publication date: May 30, 2024Inventors: Yu ZHANG, Zhongyuan ZHU, Haiqing HUA, Bing LI, Jian LI, Shengchao LIN, Xi LI, Hongxia SHEN
-
Publication number: 20240177756Abstract: A magnetic random access memory (MRAM) structure is provided. The MRAM structure includes a first write electrode, a first magnetic tunnel junction (MTJ) stack, a voltage control electrode, a second MTJ stack, and a second write electrode. The first MTJ stack includes a first free layer disposed on the first write electrode, a first tunnel barrier layer disposed on the first free layer, and a first fixed layer disposed on the first tunnel barrier layer. The voltage control electrode is disposed on the first MTJ stack. The second MTJ stack includes a second fixed layer disposed on the voltage control electrode, a second tunnel barrier layer disposed on the second fixed layer, and a second free layer disposed on the second tunnel barrier layer. The second write electrode is disposed on the second MTJ stack.Type: ApplicationFiled: December 23, 2022Publication date: May 30, 2024Applicant: Industrial Technology Research InstituteInventors: Hsin-Han LEE, Jeng-Hua WEI, Shan-Yi YANG, Yu-Chen HSIN
-
Patent number: 11993863Abstract: A metal product includes a metal substrate, at least one first hole, at least one second hole, and at least one third hole. The first hole is formed in a surface of the metal substrate. The second hole is formed in at least one of a portion of the surface of the metal substrate without the first hole and an inner surface defining the first hole. The third hole is formed in at least one of a portion of the surface of the metal substrate without the first hole and without the second hole, a portion of the inner surface defining the first hole without the second hole, and an inner surface defining the second hole. The first, second, and third holes enhance a bonding strength between the metal product and a material product. The disclosure also provides a metal composite and a method for manufacturing the metal product.Type: GrantFiled: September 24, 2021Date of Patent: May 28, 2024Assignee: Fulian Yuzhan Precision Technology Co., LtdInventors: Yu-Mei Hu, Shi-Chu Xue, Li-Ming Shen, Zheng-Quan Wang, Dong-Xu Zhang, Zhong-Hua Mai, An-Li Qin, Qing-Rui Wang, Ching-Hao Yang, Kar-Wai Hon, Hao Zhou
-
Patent number: 11996400Abstract: A manufacturing method of a package-on-package structure includes at least the following steps. Top packages are mounted on a top side of a reconstructed wafer over a flexible tape, where conductive bumps at a bottom side of the reconstructed wafer is attached to the flexible tape, and during the mounting, a shape geometry of the respective conductive bump changes and at least a lower portion of the respective conductive bump is embraced by the flexible tape. The flexible tape is released from the conductive bumps after the mounting.Type: GrantFiled: April 27, 2022Date of Patent: May 28, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Hsuan-Ting Kuo, Ching-Hua Hsieh, Cheng-Ting Chen, Hsiu-Jen Lin, Hao-Jan Pei, Yu-Peng Tsai, Chia-Lun Chang, Chih-Chiang Tsao, Philip Yu-Shuan Chung
-
Patent number: 11993066Abstract: A lamination chuck for lamination of film materials includes a support layer and a top layer. The top layer is disposed on the support layer. The top layer includes a polymeric material having a Shore A hardness lower than a Shore hardness of a material of the support layer. The top layer and the support layer have at least one vacuum channel formed therethrough, vertically extending from a top surface of the top layer to a bottom surface of the support layer.Type: GrantFiled: August 5, 2021Date of Patent: May 28, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Wei-Jie Huang, Yu-Ching Lo, Ching-Pin Yuan, Wen-Chih Lin, Cheng-Yu Kuo, Yi-Yang Lei, Ching-Hua Hsieh
-
Patent number: 11988972Abstract: A method is described. The method includes obtaining a relationship between a thickness of a contamination layer formed on a mask and an amount of compensation energy to remove the contamination layer, obtaining a first thickness of a first contamination layer formed on the mask from a thickness measuring device, and applying first compensation energy calculated from the relationship to a light directed to the mask.Type: GrantFiled: February 13, 2023Date of Patent: May 21, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Ming-Hsun Lin, Yu-Hsiang Ho, Jhun Hua Chen, Chi-Hung Liao, Teng Kuei Chuang
-
Patent number: 11990381Abstract: In an embodiment, a device includes: a package component including: integrated circuit dies; an encapsulant around the integrated circuit dies; a redistribution structure over the encapsulant and the integrated circuit dies, the redistribution structure being electrically coupled to the integrated circuit dies; sockets over the redistribution structure, the sockets being electrically coupled to the redistribution structure; and a support ring over the redistribution structure and surrounding the sockets, the support ring being disposed along outermost edges of the redistribution structure, the support ring at least partially laterally overlapping the redistribution structure.Type: GrantFiled: November 14, 2022Date of Patent: May 21, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Shu-Rong Chun, Kuo Lung Pan, Tin-Hao Kuo, Hao-Yi Tsai, Pei-Hsuan Lee, Chien Ling Hwang, Yu-Chia Lai, Po-Yuan Teng, Chen-Hua Yu
-
Patent number: 11990836Abstract: A power supply system with dynamic current sharing includes a current-sharing bus and a plurality of power supply units connected to each other through the current-sharing bus. The current-sharing bus provides a first current signal. Each power supply unit includes a local current bus for providing a second current signal. The active current-sharing unit compares the first current signal with the second current signal to generate a compensation voltage. The current-averaging unit compares a difference value between an average value of the first current signal and an average value of the second current signal to generate an average voltage. The droop current unit receives the second current signal to generate a droop compensation voltage. The integration calculation unit makes output currents of the power supply units be approximately equal according to the compensation voltage, the average voltage, and the droop compensation voltage.Type: GrantFiled: April 5, 2022Date of Patent: May 21, 2024Assignee: DELTA ELECTRONICS, INC.Inventors: Chi-Hung Lin, Guo-Hua Wang, Yu-Jie Lin, Hsien-Kai Wang
-
Patent number: 11990418Abstract: A method for forming a chip package structure is provided. The method includes removing a first portion of a substrate to form a first recess in the substrate. The method includes forming a buffer structure in the first recess. A first Young's modulus of the buffer structure is less than a second Young's modulus of the substrate. The method includes forming a first wiring structure over the buffer structure and the substrate. The method includes bonding a chip package to the first wiring structure. The chip package has an interposer substrate and a chip structure over the interposer substrate, and a first corner of the interposer substrate and a second corner of the chip structure overlap the buffer structure in a top view of the chip package and the buffer structure.Type: GrantFiled: August 27, 2021Date of Patent: May 21, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chin-Hua Wang, Po-Chen Lai, Ping-Tai Chen, Che-Chia Yang, Yu-Sheng Lin, Po-Yao Lin, Shin-Puu Jeng
-
Patent number: 11991873Abstract: Embodiments herein describe techniques for a semiconductor device including a substrate, a first inter-level dielectric (ILD) layer above the substrate, and a second ILD layer above the first ILD layer. A first capacitor and a second capacitor are formed within the first ILD layer and the second ILD layer. A first top plate of the first capacitor and a second top plate of the second capacitor are formed at a boundary between the first ILD layer and the second ILD layer. The first capacitor and the second capacitor are separated by a dielectric area in the first ILD layer. The dielectric area includes a first dielectric area that is coplanar with the first top plate or the second top plate, and a second dielectric area above the first dielectric area and to separate the first top plate and the second top plate. Other embodiments may be described and/or claimed.Type: GrantFiled: February 14, 2023Date of Patent: May 21, 2024Assignee: Intel CorporationInventors: Travis W. Lajoie, Abhishek A. Sharma, Van H. Le, Chieh-Jen Ku, Pei-Hua Wang, Jack T. Kavalieros, Bernhard Sell, Tahir Ghani, Gregory George, Akash Garg, Julie Rollins, Allen B. Gardiner, Shem Ogadhoh, Juan G. Alzate Vinasco, Umut Arslan, Fatih Hamzaoglu, Nikhil Mehta, Yu-Wen Huang, Shu Zhou
-
Patent number: 11984379Abstract: Provided is an electronic package, in which a heat dissipating body is formed on an electronic device and is combined with a heat sink so that the electronic device, the heat dissipating body and the heat sink form a receiving space, and a heat dissipating material is formed in the receiving space and in contact with the heat sink and the electronic device, where a fluid regulating space is formed between the heat dissipating material and the heat dissipating body and is used as a volume regulating space for the heat dissipating material during thermal expansion and contraction.Type: GrantFiled: July 8, 2021Date of Patent: May 14, 2024Assignee: SILICONWARE PRECISION INDUSTRIES CO., LTD.Inventors: Yu-Lung Huang, Chih-Ming Huang, Kuo-Hua Yu, Chang-Fu Lin
-
Patent number: 11984378Abstract: A semiconductor package structure includes an interposer substrate formed over a package substrate. The structure also includes a die disposed over the interposer substrate. The structure also includes a first heat spreader disposed over the package substrate. The structure also includes a second heat spreader disposed over the die and connected to the first heat spreader. The coefficient of thermal expansion (CTE) of the first heat spreader and the coefficient of thermal expansion of the second heat spreader are different.Type: GrantFiled: May 13, 2021Date of Patent: May 14, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Shu-Shen Yeh, Po-Yao Lin, Chin-Hua Wang, Yu-Sheng Lin, Shin-Puu Jeng
-
Patent number: 11985904Abstract: A method of manufacturing a semiconductor device includes: providing a substrate, the substrate defining a logic region and a memory region; depositing a bottom electrode layer across the logic region and the memory region; depositing a magnetic tunnel junction (MTJ) layer over the bottom electrode layer; depositing a first conductive layer over the MTJ layer; depositing a sacrificial layer over the first conductive layer; etching the sacrificial layer in the memory region to expose the first conductive layer in the memory region while keeping the first conductive layer in the logic region covered; depositing a second conductive layer in the memory region and the logic region; patterning the second conductive layer to expose the MTJ layer in the memory region; and etching the patterned second conductive layer and the MTJ layer to form a top electrode and an MTJ, respectively, in the memory region.Type: GrantFiled: February 5, 2021Date of Patent: May 14, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Yu-Jen Chien, Jung-Tang Wu, Szu-Hua Wu, Chin-Szu Lee, Meng-Yu Wu
-
Publication number: 20240153839Abstract: A semiconductor package structure includes an interposer substrate formed over a package substrate. The structure also includes a die disposed over the interposer substrate. The structure also includes a first heat spreader disposed over the package substrate. The structure also includes a second heat spreader disposed over the die and connected to the first heat spreader. The coefficient of thermal expansion (CTE) of the first heat spreader and the coefficient of thermal expansion of the second heat spreader are different.Type: ApplicationFiled: January 12, 2024Publication date: May 9, 2024Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Shu-Shen YEH, Po-Yao LIN, Chin-Hua WANG, Yu-Sheng LIN, Shin-Puu JENG
-
Publication number: 20240149740Abstract: A public transport vehicle charging system is applied to multiple charging stations and an electric vehicle. The public transport vehicle charging system includes a server communicatively connected to the charging stations and the electric vehicle. The server is configured to establish a charging decision model according to multiple historical conditions and a transport schedule. The server is configured to calculate multiple ideal decisions according to the historical conditions and the transport schedule, so as to adjust multiple parameters in the charging decision model. When the electric vehicle drives toward a first charging station according to the transport schedule, the server is configured to input a current condition into the charging decision model, so as to selectively charge the electric vehicle by the first charging station. The current condition includes a current remaining power and a current position of the electric vehicle.Type: ApplicationFiled: November 21, 2022Publication date: May 9, 2024Inventors: Yweting TSAI, Shih-I CHEN, Kuo-Hua WU, Yu-Jin LIN, Hong-Tzer YANG
-
Publication number: 20240145342Abstract: In an embodiment, a package includes an encapsulant laterally surrounding a first integrated circuit device and a second integrated circuit device, wherein the first integrated circuit device includes a die and a heat dissipation structure over the die; a sealant disposed over the heat dissipation structure; an adhesive disposed over the second integrated circuit device; and a lid disposed over the sealant and the adhesive, wherein the lid includes a first cooling passage and a second cooling passage, the first cooling passage including an opening at a bottom of the lid and aligned to the heat dissipation structure, the second cooling passage including channels aligned to the second integrated circuit device and being distant from the bottom of the lid.Type: ApplicationFiled: January 10, 2023Publication date: May 2, 2024Inventors: Tung-Liang Shao, You-Rong Shaw, Yu-Sheng Huang, Chen-Hua Yu
-
Publication number: 20240146501Abstract: A method of monitoring a clock signal of a server is provided. The server includes a phase-locked loop (PLL), a baseboard management controller (BMC), and a light emitting unit. The method includes steps of: A) the server executing a time synchronization service to obtain a synchronization mode that the PLL is operating in, where the synchronization mode is one of a free-run mode, a locked mode, and a holdover mode; B) the server updating the synchronization mode to the BMC when executing the time synchronization service; and C) the BMC storing the synchronization mode and controlling the light emitting unit to display in one of a plurality of displaying manners that corresponds to the synchronization mode.Type: ApplicationFiled: July 10, 2023Publication date: May 2, 2024Inventors: Yu-Yuan Chen, Po-Wei Chang, Chi-Hua Li
-
Patent number: D1027039Type: GrantFiled: January 4, 2021Date of Patent: May 14, 2024Assignee: HTC CORPORATIONInventors: Chang-Hua Wei, Pei-Pin Huang, Yu-Lin Huang