Patents by Inventor Yukimasa Miyamoto
Yukimasa Miyamoto has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11966634Abstract: A memory system includes a memory device including memory chips and a controller. The controller includes first processors configured to perform first processing of network packets in at least one of a network layer and a transport layer of a network protocol, and second processors configured to perform second processing with respect to the memory chips. The controller is configured to extract tag information from a header of a network packet, select one of the first processors associated with a first memory chip that is identified based on the tag information, and control the selected one of the first processors to perform the first processing with respect to the network packet, which causes one of the second processors associated with the first memory chip to perform the second processing based on a payload of the network packet.Type: GrantFiled: July 21, 2022Date of Patent: April 23, 2024Assignee: Kioxia CorporationInventors: Tomoya Horiguchi, Daisuke Taki, Yukimasa Miyamoto, Takeshi Kumagaya
-
Publication number: 20230176787Abstract: A memory system includes a memory device including memory chips and a controller. The controller includes first processors configured to perform first processing of network packets in at least one of a network layer and a transport layer of a network protocol, and second processors configured to perform second processing with respect to the memory chips. The controller is configured to extract tag information from a header of a network packet, select one of the first processors associated with a first memory chip that is identified based on the tag information, and control the selected one of the first processors to perform the first processing with respect to the network packet, which causes one of the second processors associated with the first memory chip to perform the second processing based on a payload of the network packet.Type: ApplicationFiled: July 21, 2022Publication date: June 8, 2023Inventors: Tomoya HORIGUCHI, Daisuke TAKI, Yukimasa MIYAMOTO, Takeshi KUMAGAYA
-
Patent number: 11043964Abstract: A memory system includes a packet protection circuit. The packet protection circuit includes a plurality of first CRC calculation circuits, each configured to calculate a CRC of M-byte data, where M is an integer greater than or equal to 1 and less than N, where N is an integer greater than or equal to 2, a first selector configured to output a CRC calculation result of one of the first CRC calculation circuits, and a second CRC calculation circuit configured to calculate a CRC of L-byte data, where L<N, where L=N×Z, and Z is an integer greater than 1, and add the CRC of L-byte data to the CRC calculation result output from the first selector to generate a first CRC that is compared with a second CRC to detect an error in a data packet transmitted between the host interface unit and the host device.Type: GrantFiled: February 28, 2020Date of Patent: June 22, 2021Assignee: KIOXIA CORPORATIONInventors: Yukimasa Miyamoto, Daisuke Taki, Takeshi Kumagaya, Tomoya Horiguchi
-
Publication number: 20210075441Abstract: A memory system includes a packet protection circuit. The packet protection circuit includes a plurality of first CRC calculation circuits, each configured to calculate a CRC of M-byte data, where M is an integer greater than or equal to 1 and less than N, where N is an integer greater than or equal to 2, a first selector configured to output a CRC calculation result of one of the first CRC calculation circuits, and a second CRC calculation circuit configured to calculate a CRC of L-byte data, where L<N, where L=N×Z, and Z is an integer greater than 1, and add the CRC of L-byte data to the CRC calculation result output from the first selector to generate a first CRC that is compared with a second CRC to detect an error in a data packet transmitted between the host interface unit and the host device.Type: ApplicationFiled: February 28, 2020Publication date: March 11, 2021Inventors: Yukimasa MIYAMOTO, Daisuke TAKI, Takeshi KUMAGAYA, Tomoya HORIGUCHI
-
Patent number: 10459846Abstract: According to one embodiment, a memory system is connectable to a host device including a first memory. The memory system includes a memory controller and a second memory in which data from a host device is stored. The memory controller includes a third memory, a first unit and a second unit and has a first space. The first unit designates a first address in the first space. The second unit converts, by using a conversion table, the first address into a second address in a first area of the first memory. The conversion table includes a plurality of layers and includes a first conversion table of a top layer and a second conversion table of a layer lower than the first conversion table. The first conversion table is stored in the third memory. The second conversion table is stored in a second area of the first memory.Type: GrantFiled: March 9, 2016Date of Patent: October 29, 2019Assignee: TOSHIBA MEMORY CORPORATIONInventors: Yukimasa Miyamoto, Toru Katagiri, Shoji Sawamura
-
Patent number: 9971522Abstract: According to one embodiment, a memory system includes a nonvolatile memory and a controller. The controller reads write data associated with a first write command from a host memory by a unit of a first size in response to the first write command from a host. The host memory is included in the host. In a case where the size of first data not yet read from the host memory out of the write data is less than a second size, in response to a second write command, the controller reads second data of the second size and writes the read second data into the nonvolatile memory. The second data includes the first data and third data included in write data associated with the second write command. After writing the second data into the nonvolatile memory, the controller transmits a notice for the first write command to the host.Type: GrantFiled: March 3, 2015Date of Patent: May 15, 2018Assignee: TOSHIBA MEMORY CORPORATIONInventors: Yukimasa Miyamoto, Koichi Nagai
-
Patent number: 9900011Abstract: According to one embodiment, a semiconductor apparatus includes a block and a controller. The block includes a logic circuit and a routing module. The routing module includes a plurality of first wiring lines, a plurality of second wiring lines, switches, and a wiring line switching circuit. The switches are arranged to perform connection and disconnection between the first wiring lines and the second wiring lines. The wiring line switching circuit is arranged to switch a wiring line for transmitting the signal, among the first wiring lines and the second wiring lines. The controller is arranged to control driving of the switches and the wiring line switching circuit.Type: GrantFiled: September 2, 2016Date of Patent: February 20, 2018Assignee: Kabushiki Kaisha ToshibaInventors: Kazuki Inoue, Kohei Oikawa, Yukimasa Miyamoto, Kosuke Hatsuda, Shuou Nomura, Kojiro Suzuki
-
Publication number: 20170257099Abstract: According to one embodiment, a semiconductor apparatus includes a block and a controller. The block includes a logic circuit and a routing module. The routing module includes a plurality of first wiring lines, a plurality of second wiring lines, switches, and a wiring line switching circuit. The switches are arranged to perform connection and disconnection between the first wiring lines and the second wiring lines. The wiring line switching circuit is arranged to switch a wiring line for transmitting the signal, among the first wiring lines and the second wiring lines. The controller is arranged to control driving of the switches and the wiring line switching circuit.Type: ApplicationFiled: September 2, 2016Publication date: September 7, 2017Inventors: Kazuki Inoue, Kohei Oikawa, Yukimasa Miyamoto, Kosuke Hatsuda, Shuou Nomura, Kojiro Suzuki
-
Publication number: 20170075815Abstract: According to one embodiment, a memory system is connectable to a host device including a first memory. The memory system includes a memory controller and a second memory in which data from a host device is stored. The memory controller includes a third memory, a first unit and a second unit and has a first space. The first unit designates a first address in the first space. The second unit converts, by using a conversion table, the first address into a second address in a first area of the first memory. The conversion table includes a plurality of layers and includes a first conversion table of a top layer and a second conversion table of a layer lower than the first conversion table. The first conversion table is stored in the third memory. The second conversion table is stored in a second area of the first memory.Type: ApplicationFiled: March 9, 2016Publication date: March 16, 2017Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Yukimasa MIYAMOTO, Toru KATAGIRI, Shoji SAWAMURA
-
Publication number: 20160018994Abstract: According to one embodiment, a memory system includes a nonvolatile memory and a controller. The controller reads write data associated with a first write command from a host memory by a unit of a first size in response to the first write command from a host. The host memory is included in the host. In a case where the size of first data not yet read from the host memory out of the write data is less than a second size, in response to a second write command, the controller reads second data of the second size and writes the read second data into the nonvolatile memory. The second data includes the first data and third data included in write data associated with the second write command. After writing the second data into the nonvolatile memory, the controller transmits a notice for the first write command to the host.Type: ApplicationFiled: March 3, 2015Publication date: January 21, 2016Applicant: Kabushiki Kaisha ToshibaInventors: Yukimasa MIYAMOTO, Koichi NAGAI
-
Publication number: 20150067291Abstract: According to the embodiments, a controller includes an arbiter, a command fetch unit, and a processing unit. The arbiter executes a retrieval process. The retrieval process is a process of selecting a queue, to which a command is issued, out of plural queues by retrieval according to a round robin method. The command fetch unit fetches a command from the selected queue. The processing unit executes a process according to the fetched command to a memory chip. The arbiter manages a retrieval position. When a new command is issued to any one of the plural queues in an empty state in which there is no queue to which a command is issued, the arbiter has the retrieval position jump to the queue to which the new command is issued.Type: ApplicationFiled: March 13, 2014Publication date: March 5, 2015Applicant: Kabushiki Kaisha ToshibaInventors: Yukimasa MIYAMOTO, Kohei OIKAWA, Takaaki MATSUMOTO
-
Patent number: 8477805Abstract: According to one embodiment, a wireless communication apparatus includes a reception unit, a storage unit, a transfer amount decision unit, and a first transfer control unit. The reception unit receives a first frame with a frame length of a first length using a first wireless method. The storage unit stores the first frame. The transfer amount decision unit sets, when a second length decided based on the first wireless method is smaller than the first length, a third length to be the second length, and sets, when the second length is not less than the first length, the third length to be a value not more than the first length. The first transfer control unit transfers transfer information including first information of the third length in the first frame to a first memory, and transfers the first frame by the first length to a second memory.Type: GrantFiled: September 16, 2010Date of Patent: July 2, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Masahiro Sekiya, Yukimasa Miyamoto
-
Publication number: 20110222487Abstract: According to one embodiment, a wireless communication apparatus includes a reception unit, a storage unit, a transfer amount decision unit, and a first transfer control unit. The reception unit receives a first frame with a frame length of a first length using a first wireless method. The storage unit stores the first frame. The transfer amount decision unit sets, when a second length decided based on the first wireless method is smaller than the first length, a third length to be the second length, and sets, when the second length is not less than the first length, the third length to be a value not more than the first length. The first transfer control unit transfers transfer information including first information of the third length in the first frame to a first memory, and transfers the first frame by the first length to a second memory.Type: ApplicationFiled: September 16, 2010Publication date: September 15, 2011Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Masahiro Sekiya, Yukimasa Miyamoto
-
Patent number: 7600140Abstract: A logic circuit system with power consumption that is reduced by automatically varying the clock frequency and operating voltage according to processing capability imposed on programmable logic circuits. The programmable logic circuits are capable of achieving plural circuit functions dynamically and can change realized circuit functions during operation. In addition, the system has a voltage supply portion for supplying a voltage to the programmable logic circuits, a clock signal supply portion for supplying a clock signal to the programmable logic circuits, a change control portion for changing the circuit functions realized by the programmable logic circuits to any one of the circuit functions, an operation time measuring portion for measuring the operation times of the programmable logic circuits to perform processing to achieve the circuit functions, respectively, and a clock-and-voltage determination portion for determining the frequency of the clock signal and the voltage, using the operation times.Type: GrantFiled: July 16, 2007Date of Patent: October 6, 2009Assignee: Kabushiki Kaisha ToshibaInventors: Taku Ohneda, Shinichi Kanno, Masaya Tarui, Yukimasa Miyamoto
-
Patent number: 7533282Abstract: A logic circuit apparatus includes a plurality of programmable logic circuits, a circuit data memory, a control unit. The plurality of programmable logic circuits are each configured to have a changeable circuit component based on circuit data. Each programmable logic circuit has a different processing performance. The circuit data memory is used to store a plurality of circuit data and performance requirements for the circuit data. The control unit is configured to selectively assign the plurality of circuit data to the plurality of programmable logic circuits so that a total power of all programmable logic circuits minimizes on condition that the performance requirement of the circuit data assigned to each programmable logic circuit is within the processing performance of each programmable logic circuit.Type: GrantFiled: December 3, 2007Date of Patent: May 12, 2009Assignee: Kabushiki Kaisha ToshibaInventors: Taku Ohneda, Shinichi Kanno, Masaya Tarui, Yukimasa Miyamoto, Riku Ogawa
-
Patent number: 7474119Abstract: A logic circuit apparatus that allocates process capability to unit circuits operated in a time divisional manner, including a circuit arrangement information memory which stores circuit arrangement information corresponding to each of plurality of unit circuits, and a programmable logic circuit with a circuit arrangement which can be reconfigured by employing the circuit arrangement information while the programmable logic circuit is being operated, a process data memory which stores both input data and output data related to a process operation of each of the circuits, and a controller which monitors a storage amount of the input data and/or a storage amount of the output data corresponding to each unit circuit, and which controls reconfiguration of the circuit arrangement of the programmable logic circuit when the storage amount satisfies a certain condition.Type: GrantFiled: September 24, 2004Date of Patent: January 6, 2009Assignee: Kabushiki Kaisha ToshibaInventors: Shinichi Kanno, Yukimasa Miyamoto, Masaya Tarui, Taku Ooneda
-
Patent number: 7461279Abstract: A logic circuit system, having a programmable logic circuit including a circuit configuration including a first set of plural unit circuits and that is reconfigurable during operation, a circuit configuration information supplier configured to supply circuit configuration information about a second set of plural unit circuits to said programmable logic circuit, a change controller configured to change the circuit configuration of said programmable logic circuit from said first set of said plural unit circuits to said second set of said plural unit circuits based on said circuit configuration information, an operation time measurer configured to measure operation times of said first and second set of plural unit circuits, and a clock-and-voltage supplier configured to use said measured operation times to change from a first frequency and voltage value corresponding to said first set to a second frequency and voltage value corresponding to said second set, and to supply a clock signal having said second frequenType: GrantFiled: July 31, 2007Date of Patent: December 2, 2008Assignee: Kabushiki Kaisha ToshibaInventors: Taku Ohneda, Shinichi Kanno, Masaya Tarui, Yukimasa Miyamoto
-
Patent number: 7434074Abstract: A logic circuit system with power consumption that is reduced by automatically varying the clock frequency and operating voltage according to processing capability imposed on programmable logic circuits. The programmable logic circuits are capable of achieving plural circuit functions dynamically and can change realized circuit functions during operation. In addition, the system has a voltage supply portion for supplying a voltage to the programmable logic circuits, a clock signal supply portion for supplying a clock signal to the programmable logic circuits, a change control portion for changing the circuit functions realized by the programmable logic circuits to any one of the circuit functions, an operation time measuring portion for measuring the operation times of the programmable logic circuits to perform processing to achieve the circuit functions, respectively, and a clock-and-voltage determination portion for determining the frequency of the clock signal and the voltage, using the operation times.Type: GrantFiled: July 16, 2007Date of Patent: October 7, 2008Assignee: Kabushiki Kaisha ToshibaInventors: Taku Ohneda, Shinichi Kanno, Masaya Tarui, Yukimasa Miyamoto
-
Patent number: 7386741Abstract: Programmable logic circuits are changeable circuit components based on circuit data. A circuit data memory stores a plurality of circuit data and performance requirements. A feature data memory stores feature data of each programmable logic circuit. A control unit calculates a minimum voltage of the plurality of programmable logic circuits to execute the plurality of circuit data based on the performance requirements, and selectively assigns the plurality of circuit data to the plurality of programmable logic circuits so that the performance requirement of circuit data assigned to each programmable logic circuit is within the operation range of the programmable logic circuit at the minimum voltage. A supply unit supplies the minimum voltage to the plurality of programmable logic circuits.Type: GrantFiled: May 13, 2005Date of Patent: June 10, 2008Assignee: Kabushiki Kaisha ToshibaInventors: Taku Ohneda, Shinichi Kanno, Masaya Tarui, Yukimasa Miyamoto, Riku Ogawa
-
Publication number: 20080100338Abstract: A logic circuit apparatus includes a plurality of programmable logic circuits, a circuit data memory, a control unit. The plurality of programmable logic circuits are each configured to have a changeable circuit component based on circuit data. Each programmable logic circuit has a different processing performance. The circuit data memory is used to store a plurality of circuit data and performance requirements for the circuit data. The control unit is configured to selectively assign the plurality of circuit data to the plurality of programmable logic circuits so that a total power of all programmable logic circuits minimizes on condition that the performance requirement of the circuit data assigned to each programmable logic circuit is within the processing performance of each programmable logic circuit.Type: ApplicationFiled: December 3, 2007Publication date: May 1, 2008Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Taku Ooneda, Shinichi Kanno, Masaya Tarui, Yukimasa Miyamoto, Riku Ogawa