Patents by Inventor Yuma Kagata
Yuma Kagata has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11476355Abstract: A semiconductor device having IGBT, FWD and separate cell regions in a common semiconductor substrate, includes: a drift layer; a base layer; trench gate structures; an emitter region; a collector layer; a cathode layer; a first electrode; and a second electrode. The IGBT region having a first gate electrode in first and second IGBT trenches with a grid pattern is on the collector layer, and the FWD region with a second gate electrode in first and second FWD trenches with a grid pattern is on the cathode layer.Type: GrantFiled: March 10, 2021Date of Patent: October 18, 2022Assignee: DENSO CORPORATIONInventors: Tomoki Akai, Yuma Kagata, Masaru Senoo, Jun Okawara
-
Patent number: 11101373Abstract: An insulated gate bipolar transistor includes: a semiconductor substrate; an emitter electrode arranged on one main surface of the semiconductor substrate; and a trench gate arranged in a rectangular trench having a rectangular shape and disposed on the one main surface of the semiconductor substrate. The semiconductor substrate includes a body contact region and an emitter region in a rectangular region surrounded by the rectangular trench. The rectangular trench has a straight trench that constitutes one side of the rectangular trench. The body contact region is in contact with a side of the straight trench. The emitter region is in contact with the side of the straight trench, and is adjacent to the body contact region. The body contact region has a protrusion portion protruding in a depth direction from a center portion of the body contact region.Type: GrantFiled: November 8, 2019Date of Patent: August 24, 2021Assignee: DENSO CORPORATIONInventors: Shinya Iwasaki, Hiroshi Hosokawa, Yuma Kagata
-
Publication number: 20210202725Abstract: A semiconductor device having IGBT, FWD and separate cell regions in a common semiconductor substrate, includes: a drift layer; a base layer; trench gate structures; an emitter region; a collector layer; a cathode layer; a first electrode; and a second electrode. The IGBT region having a first gate electrode in first and second IGBT trenches with a grid pattern is on the collector layer, and the FWD region with a second gate electrode in first and second FWD trenches with a grid pattern is on the cathode layer.Type: ApplicationFiled: March 10, 2021Publication date: July 1, 2021Inventors: TOMOKI AKAI, YUMA KAGATA, MASARU SENOO, JUN OKAWARA
-
Publication number: 20200152777Abstract: An insulated gate bipolar transistor includes: a semiconductor substrate; an emitter electrode arranged on one main surface of the semiconductor substrate; and a trench gate arranged in a rectangular trench having a rectangular shape and disposed on the one main surface of the semiconductor substrate. The semiconductor substrate includes a body contact region and an emitter region in a rectangular region surrounded by the rectangular trench. The rectangular trench has a straight trench that constitutes one side of the rectangular trench. The body contact region is in contact with a side of the straight trench. The emitter region is in contact with the side of the straight trench, and is adjacent to the body contact region. The body contact region has a protrusion portion protruding in a depth direction from a center portion of the body contact region.Type: ApplicationFiled: November 8, 2019Publication date: May 14, 2020Inventors: SHINYA IWASAKI, HIROSHI HOSOKAWA, YUMA KAGATA
-
Publication number: 20200091327Abstract: An insulated gate bipolar transistor may include a gate electrode provided in a rectangular trench. An emitter region is in direct contact with a straight trench constituting one side of the rectangular trench. A surface layer body region is in direct contact with the straight trench in a range adjacent to the emitter region. A body contact region is in direct contact with the emitter region from an opposite side to the straight trench. The body contact region includes a first part and a second part protruding toward the emitter region than the first part. A width of the emitter region between the second part and the straight trench is narrower than a width of the emitter region between the first part and the straight trench.Type: ApplicationFiled: August 9, 2019Publication date: March 19, 2020Applicant: TOYOTA JIDOSHA KABUSHIKI KAISHAInventors: Hiroshi HOSOKAWA, Shinya IWASAKI, Yuma KAGATA
-
Patent number: 9865728Abstract: A switching device including a semiconductor substrate including a trench (gate electrode) extending in a mesh shape is provided, and the upper surface of the semiconductor substrate is covered by the interlayer insulating film. Within an element range a contact hole is provided in an interlayer insulating film above each cell region while within a surrounding range an entire upper surface of each cell region is covered by the interlayer insulating film. The first metal layer covers the interlayer insulating film, and has recesses above the contact holes. The insulating protective film covers an outer peripheral side portion of the first metal layer within the surrounding range. The second metal layer covers the first metal layer within an opening of the insulating protective film. Within the surrounding range, a second conductivity-type region extending to below lower ends of the trench and is electrically connected to the body region, is provided.Type: GrantFiled: February 6, 2017Date of Patent: January 9, 2018Assignee: TOYOTA JIDOSHA KABUSHIKI KAISHAInventors: Akitaka Soeno, Masaru Senoo, Takashi Kuno, Satoshi Kuwano, Noriyuki Kakimoto, Toshitaka Kanemaru, Kenta Hashimoto, Yuma Kagata
-
Publication number: 20170263754Abstract: A switching device including a semiconductor substrate including a trench (gate electrode) extending in a mesh shape is provided, and the upper surface of the semiconductor substrate is covered by the interlayer insulating film. Within an element range a contact hole is provided in an interlayer insulating film above each cell region while within a surrounding range an entire upper surface of each cell region is covered by the interlayer insulating film. The first metal layer covers the interlayer insulating film, and has recesses above the contact holes. The insulating protective film covers an outer peripheral side portion of the first metal layer within the surrounding range. The second metal layer covers the first metal layer within an opening of the insulating protective film. Within the surrounding range, a second conductivity-type region extending to below lower ends of the trench and is electrically connected to the body region, is provided.Type: ApplicationFiled: February 6, 2017Publication date: September 14, 2017Applicant: TOYOTA JIDOSHA KABUSHIKI KAISHAInventors: Akitaka SOENO, Masaru SENOO, Takashi KUNO, Satoshi KUWANO, Noriyuki KAKIMOTO, Toshitaka KANEMARU, Kenta HASHIMOTO, Yuma KAGATA
-
Publication number: 20170018642Abstract: A semiconductor device includes a first conductivity type region provided to at least one of a second conductivity type column region and a second conductivity type layer located on the second conductivity type column region. The first conductivity type region has a non-depletion layer region when a voltage between a first electrode and a second electrode is 0V. When the voltage between the first electrode and the second electrode is a predetermined voltage, a depletion layer formed on interfaces between a first conductivity type column region and the second conductivity type column region as well as the first conductivity type column region and the second conductivity type layer and a depletion layer formed between the first conductivity type region and an interface of a region provided with the first conductivity type region connect to each other.Type: ApplicationFiled: March 16, 2015Publication date: January 19, 2017Inventors: Yuma KAGATA, Nozomu AKAGI
-
Patent number: 9536944Abstract: A semiconductor device has a deep layer with a higher impurity concentration than that of a super junction structure. The deep layer is formed from a position deeper from a surface of a semiconductor layer by a predetermined depth, and comes in contact with a high impurity layer and also comes in contact with the super junction structure. The deep layer overlaps with a portion between a first end which is an outermost peripheral side of a portion that comes in contact with the high impurity layer in a front surface electrode and an end on an outer peripheral side in the high impurity layer when viewed from a substrate normal direction.Type: GrantFiled: November 26, 2013Date of Patent: January 3, 2017Assignee: DENSO CORPORATIONInventors: Yuma Kagata, Nozomu Akagai, Keita Hayashi
-
Patent number: 9478621Abstract: The element electrodes of a semiconductor element are disposed in a cell region, while an outermost peripheral electrode electrically connected to a semiconductor substrate is disposed in a peripheral region. In the peripheral region, a second-conductivity-type layer is disposed above a super-junction structure. A potential division region is disposed above the second-conductivity-type layer to electrically connect the element electrodes and the outermost peripheral electrode and also divide the voltage between the element electrodes and the outermost peripheral electrode into a plurality of stages. A part of the potential division region overlaps the peripheral region when viewed from the thickness direction of the semiconductor substrate.Type: GrantFiled: September 4, 2012Date of Patent: October 25, 2016Assignee: DENSO CORPORATIONInventors: Nozomu Akagi, Yuma Kagata, Makoto Kuwahara
-
Publication number: 20150295028Abstract: A semiconductor device has a deep layer with a higher impurity concentration than that of a super junction structure. The deep layer is formed from a position deeper from a surface of a semiconductor layer by a predetermined depth, and comes in contact with a high impurity layer and also comes in contact with the super junction structure. The deep layer overlaps with a portion between a first end which is an outermost peripheral side of a portion that comes in contact with the high impurity layer in a front surface electrode and an end on an outer peripheral side in the high impurity layer when viewed from a substrate normal direction.Type: ApplicationFiled: November 26, 2013Publication date: October 15, 2015Inventors: Yuma Kagata, Nozomu Akagai, Keita Hayashi
-
Patent number: 8823083Abstract: A semiconductor device includes a vertical semiconductor element having a super junction structure constructed of a first conductivity-type drift layer disposed on a surface of a semiconductor substrate and second conductivity-type regions having a stripe shape defining a longitudinal direction in one direction and being arranged at a predetermined column pitch in the drift layer. When a surplus concentration obtained by dividing a difference between an electrical charge of the second conductivity-type region and an electrical charge of a first conductivity-type region by the column pitch is i, a depth of the super junction structure is z, a surplus concentration gradient as a change of the surplus concentration i per unit depth dz is di/dz, and a central withstand voltage in which a margin is added to a desired withstand voltage is Vmax, the super junction structure is configured such that the surplus concentration gradient di/dz satisfies a relation of 0 > ? i ? z > - ( 7.Type: GrantFiled: October 3, 2012Date of Patent: September 2, 2014Assignee: DENSO CORPORATIONInventors: Yuma Kagata, Nozomu Akagi
-
Publication number: 20140203356Abstract: A semiconductor device including a vertical semiconductor element has a trench gate structure and a dummy gate structure. The trench gate structure includes a first trench that penetrates a first impurity region and a base region to reach a first conductivity-type region in a super junction structure. The dummy gate structure includes a second trench that penetrates the base region reach the super junction structure and is formed to be deeper than the first trench.Type: ApplicationFiled: August 30, 2012Publication date: July 24, 2014Applicant: DENSO CORPORATIONInventors: Yuma Kagata, Nozomu Akagi
-
Publication number: 20140151785Abstract: The element electrodes of a semiconductor element are disposed in a cell region, while an outermost peripheral electrode electrically connected to a semiconductor substrate is disposed in a peripheral region. In the peripheral region, a second-conductivity-type layer is disposed above a super-junction structure. A potential division region is disposed above the second-conductivity-type layer to electrically connect the element electrodes and the outermost peripheral electrode and also divide the voltage between the element electrodes and the outermost peripheral electrode into a plurality of stages. A part of the potential division region overlaps the peripheral region when viewed from the thickness direction of the semiconductor substrate.Type: ApplicationFiled: September 4, 2012Publication date: June 5, 2014Applicant: DENSO CORPORATIONInventors: Nozomu Akagi, Yuma Kagata, Makoto Kuwahara
-
Patent number: 8384153Abstract: A semiconductor device includes: a substrate; multiple first and second conductive type regions on the substrate for providing a super junction structure; a channel layer on the super junction structure; a first conductive type layer in the channel layer; a contact second conductive type region in the channel layer; a gate electrode on the channel layer via a gate insulation film; a surface electrode on the channel layer; a backside electrode on the substrate opposite to the super junction structure; and an embedded second conductive type region. The embedded second conductive type region is disposed in a corresponding second conductive type region, protrudes into the channel layer, and contacts the contact second conductive type region. The embedded second conductive type region has an impurity concentration higher than the channel layer, and has a maximum impurity concentration at a position in the corresponding second conductive type region.Type: GrantFiled: July 7, 2011Date of Patent: February 26, 2013Assignee: DENSO CORPORATIONInventors: Tsuyoshi Yamamoto, Masakiyo Sumitomo, Hitoshi Yamaguchi, Nozomu Akagi, Yuma Kagata
-
Publication number: 20120007173Abstract: A semiconductor device includes: a substrate; multiple first and second conductive type regions on the substrate for providing a super junction structure; a channel layer on the super junction structure; a first conductive type layer in the channel layer; a contact second conductive type region in the channel layer; a gate electrode on the channel layer via a gate insulation film; a surface electrode on the channel layer; a backside electrode on the substrate opposite to the super junction structure; and an embedded second conductive type region. The embedded second conductive type region is disposed in a corresponding second conductive type region, protrudes into the channel layer, and contacts the contact second conductive type region. The embedded second conductive type region has an impurity concentration higher than the channel layer, and has a maximum impurity concentration at a position in the corresponding second conductive type region.Type: ApplicationFiled: July 7, 2011Publication date: January 12, 2012Applicant: DENSO CORPORATIONInventors: Tsuyoshi YAMAMOTO, Masakiyo SUMITOMO, Hitoshi YAMAGUCHI, Nozomu AKAGI, Yuma KAGATA
-
Patent number: 7859048Abstract: A semiconductor device includes: a first semiconductor layer; a PN column layer having first and second column layers; and a second semiconductor layer. Each of the first and second column layers includes first and second columns alternately arranged along with a horizontal direction. The first and second column layers respectively have first and second impurity amount differences defined at a predetermined depth by subtracting an impurity amount in the second column from an impurity amount in the first column. The first impurity amount difference is constant and positive. The second impurity amount difference is constant and negative.Type: GrantFiled: December 16, 2008Date of Patent: December 28, 2010Assignee: Denso CorporationInventors: Yuma Kagata, Jun Sakakibara, Hitoshi Yamaguchi
-
Publication number: 20090321819Abstract: A semiconductor device includes: a first semiconductor layer; a PN column layer having first and second column layers; and a second semiconductor layer. Each of the first and second column layers includes first and second columns alternately arranged along with a horizontal direction. The first and second column layers respectively have first and second impurity amount differences defined at a predetermined depth by subtracting an impurity amount in the second column from an impurity amount in the first column. The first impurity amount difference is constant and positive. The second impurity amount difference is constant and negative.Type: ApplicationFiled: December 16, 2008Publication date: December 31, 2009Applicant: DENSO CORPORATIONInventors: Yuma Kagata, Jun Sakakibara, Hitoshi Yamaguchi