Patents by Inventor Yun-sook Chae
Yun-sook Chae has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7572736Abstract: A system, method and product of dry-etching a semiconductor device are disclosed, the system having a material supply for forming a material layer on the semiconductor substrate, a pattern for disposing at least one photoresist pattern on the material layer, a dry-etching chamber for housing a dry-etching process of the material layer, a chiller for adjusting the temperature of the chamber, the semiconductor substrate, the material layer and/or the photoresist for the dry-etching process, a stage for loading the semiconductor substrate in the dry-etching chamber, and a dry-etchant supply for dry-etching the material layer while the integrity of the photoresist pattern is enhanced by the adjusted temperature.Type: GrantFiled: September 30, 2002Date of Patent: August 11, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Yun-Sook Chae, Ji-Soo Kim, Chang-jin Kang
-
Patent number: 7297466Abstract: An organic anti-reflective coating (ARC) is formed over a surface of a semiconductor substrate, and a resist layer including a photosensitive polymer is formed on the ARC. The photoresistive polymer contains a hydroxy group. The resist layer is then subjected to exposure and development to form a resist pattern. The resist pattern to then silylated to a given depth by exposing a surface of the resist pattern to a vapor phase organic silane mixture of a first organic silane compound having a functional group capable of reacting with the hydroxy group of the photoresistive polymer, and a second organic silane compound having two functional groups capable of reacting with the hydroxy group of the photoresistive polymer Then, the silylated resist pattern is thermally treated, and the organic ARC is an isotropically etched using the thermally treated resist pattern as an etching mask.Type: GrantFiled: February 28, 2003Date of Patent: November 20, 2007Assignee: Samsung Electronics Co., Ltd.Inventors: Sung-ho Lee, Sang-gyun Woo, Yun-sook Chae, Ji-soo Kim
-
Publication number: 20070197014Abstract: A method of fabricating a semiconductor device includes forming an interlayer insulating layer on a semiconductor substrate, forming a hard mask layer on the interlayer insulating layer, forming a hard mask pattern in which a plurality of contact hole patterns are formed by patterning the hard mask layer at least two times, conformally forming a supporting liner layer on the hard mask pattern, which supports the hard mask pattern during etching by reinforcing the thickness of the hard mask pattern, forming a plurality of contact hole patterns in the interlayer insulating layer using the hard mask pattern on which the supporting liner layer is formed as an etching mask, and forming contact plugs filling the plurality of contact hole patterns.Type: ApplicationFiled: February 6, 2007Publication date: August 23, 2007Applicant: Samsung Electronics Co., Ltd.Inventors: Jin-ho Jeon, Cha-won Koh, Yun-sook Chae, Gi-sung Yeo, Tae-young Kim
-
Publication number: 20070023916Abstract: The semiconductor structure includes an etch target layer to be pattemed, a multiple bottom anti-reflective coating (BARC) layer, and a photoresist (PR) pattern. The multiple BARC layer includes a first mask layer formed on the etch target layer and containing carbon, and a second mask layer formed on the first mask layer and containing silicon. A PR layer formed on the multiple BARC layer undergoes photolithography to form the PR pattern on the multiple BARC layer. The multiple BARC layer has a reflectance of 2% or less, and an interface angle between the PR pattern and the multiple BARC layer is 80° to 90°.Type: ApplicationFiled: July 28, 2006Publication date: February 1, 2007Inventors: Jung-hwan Hah, Yun-sook Chae, Han-ku Cho, Chang-jin Kang, Sang-gyun Woo, Man-hyoung Ryoo, Young-jae Jung
-
Publication number: 20060228895Abstract: A method of forming a photoresist pattern comprises providing a semiconductor substrate on which a layer to be etched is formed.Type: ApplicationFiled: February 21, 2006Publication date: October 12, 2006Inventors: Yun-sook Chae, Gyung-jin Min, Chul-ho Shin, Sang-wook Kim
-
Patent number: 6835970Abstract: A semiconductor device having self-aligned contact pads and a method for manufacturing the same are provided. The semiconductor device includes a semiconductor substrate and an isolation layer formed on the semiconductor substrate. The semiconductor substrate defines a plurality of active regions that each have a major axis and a minor axis. A plurality of gates are formed to cross the plurality of active regions and extend in the direction of the minor axis. First and second source/drain regions are formed in active regions at either side of each of the gates. First and second self-aligned contact pads (SACs) are formed to contact the top surfaces of the first and second source/drain regions, respectively.Type: GrantFiled: March 1, 2002Date of Patent: December 28, 2004Assignee: Samsung Electronics Co., Ltd.Inventors: Dong-seok Nam, Ji-soo Kim, Yun-sook Chae
-
Publication number: 20040063327Abstract: A system, method and product of dry-etching a semiconductor device are disclosed, the system having a material supply for forming a material layer on the semiconductor substrate, a pattern for disposing at least one photoresist pattern on the material layer, a dry-etching chamber for housing a dry-etching process of the material layer, a chiller for adjusting the temperature of the chamber, the semiconductor substrate, the material layer and/or the photoresist for the dry-etching process, a stage for loading the semiconductor substrate in the dry-etching chamber, and a dry-etchant supply for dry-etching the material layer while the integrity of the photoresist pattern is enhanced by the adjusted temperature; the corresponding method including the steps of providing a semiconductor substrate, forming a material layer on the semiconductor substrate, disposing at least one photoresist pattern on the material layer, adjusting the temperature of the chamber, the semiconductor substrate, the material layer and/or tType: ApplicationFiled: September 30, 2002Publication date: April 1, 2004Applicant: Samsung Electronics Co., Ltd.Inventors: Yun-sook Chae, Ji-soo Kim, Chang-jin Kang
-
Publication number: 20040033445Abstract: An organic anti-reflective coating (ARC) is formed over a surface of a semiconductor substrate, and a resist layer including a photosensitive polymer is formed on the ARC. The photoresistive polymer contains a hydroxy group. The resist layer is then subjected to exposure and development to form a resist pattern. The resist pattern to then silylated to a given depth by exposing a surface of the resist pattern to a vapor phase organic silane mixture of a first organic silane compound having a functional group capable of reacting with the hydroxy group of the photoresistive polymer, and a second organic silane compound having two functional groups capable of reacting with the hydroxy group of the photoresistive polymer Then, the silylated resist pattern is thermally treated, and the organic ARC is anisotropically etched using the thermally treated resist pattern as an etching mask.Type: ApplicationFiled: February 28, 2003Publication date: February 19, 2004Inventors: Sung-Ho Lee, Sang-Gyun Woo, Yun-Sook Chae, Ji-Soo Kim
-
Publication number: 20030032219Abstract: A semiconductor device having self-aligned contact pads and a method for manufacturing the same are provided. The semiconductor device includes a semiconductor substrate and an isolation layer formed on the semiconductor substrate. The semiconductor substrate defines a plurality of active regions that each have a major axis and a minor axis. A plurality of gates are formed to cross the plurality of active regions and extend in the direction of the minor axis. First and second source/drain regions are formed in active regions at either side of each of the gates. First and second self-aligned contact pads (SACs) are formed to contact the top surfaces of the first and second source/drain regions, respectively.Type: ApplicationFiled: March 1, 2002Publication date: February 13, 2003Applicant: Samsung Electronics Co., Ltd.Inventors: Dong-Seok Nam, Ji-Soo Kim, Yun-Sook Chae
-
Publication number: 20030000473Abstract: A method of delivering two or more mutually-reactive reaction gases when a predetermined film is deposited on a substrate, and a shower head used in the gas delivery method, function to increase the film deposition rate while preventing formation of contaminating particles. In this method, one reaction gas is delivered toward the edge of the substrate, and the other reaction gases are delivered toward the central portion of the substrate, each of the reaction gases being delivered via an independent gas outlet to prevent the reaction gases from being mixed. In the shower head, separate passages are provided to prevent the first reaction gas from mixing with the other reaction gases by delivering the first reaction gas from outlets formed around the edge of the bottom surface of the shower head. The other reaction gases are delivered from outlets formed in the central portion of the bottom surface of the shower head.Type: ApplicationFiled: August 7, 2002Publication date: January 2, 2003Inventors: Yun-Sook Chae, In-Sang Jeon, Sang-Bom Kang, Sang-In Lee, Kyu-Wan Ryu
-
Patent number: 6478872Abstract: A method of delivering two or more mutually-reactive reaction gases when a predetermined film is deposited on a substrate, and a shower head used in the gas delivery method, function to increase the film deposition rate while preventing formation of contaminating particles. In this method, one reaction gas is delivered toward the edge of the substrate, and the other reaction gases are delivered toward the central portion of the substrate, each of the reaction gases being delivered via an independent gas outlet to prevent the reaction gases from being mixed. In the shower head, separate passages are provided to prevent the first reaction gas from mixing with the other reaction gases by delivering the first reaction gas from outlets formed around the edge of the bottom surface of the shower head. The other reaction gases are delivered from outlets formed in the central portion of the bottom surface of the shower head.Type: GrantFiled: December 20, 1999Date of Patent: November 12, 2002Assignee: Samsung Electronics Co., Ltd.Inventors: Yun-sook Chae, In-sang Jeon, Sang-bom Kang, Sang-in Lee, Kyu-wan Ryu
-
Patent number: 6458701Abstract: A method for forming a metal layer located over a metal underlayer of a semiconductor device, using a metal halogen gas. The method involves supplying a predetermined reaction gas into a reaction chamber for a predetermined period of time prior to deposition of the metal layer. The reaction gas has a higher reactivity with an active halogen element of a metal halogen gas supplied to form the metal layer, compared to a metal element of the metal halogen gas. As the metal halogen gas is supplied into the reaction chamber, the reaction gas reacts with the halogen radicals of the metal halogen gas, so that the metal underlayer is protected from being contaminated by impurities containing the halogen radicals.Type: GrantFiled: October 12, 2000Date of Patent: October 1, 2002Assignee: Samsung Electronics Co., Ltd.Inventors: Yun-sook Chae, Sang-bom Kang, Gil-heyun Choi, In-sang Jeon
-
Patent number: 6372598Abstract: A selective metal layer formation method, a capacitor formation method using the same, and a method of forming an ohmic layer on a contact hole and filling the contact hole using the same, are provided. A sacrificial metal layer is selectively deposited on a conductive layer by supplying a sacrificial metal source gas which deposits selectively on a semiconductor substrate having an insulating film and the conductive layer. Sacrificial metal atoms and a halide are formed, and the sacrificial metal layer is replaced with a deposition metal layer such as titanium Ti or platinum Pt, by supplying a metal halide gas having a halogen coherence smaller than the halogen coherence of the metal atoms in the sacrificial metal layer. If such a process is used to form a capacitor lower electrode or form an ohmic layer on the bottom of a contact hole, a metal layer can be selectively formed at a temperature of 500° C. or lower.Type: GrantFiled: June 16, 1999Date of Patent: April 16, 2002Assignee: Samsung Electronics Co., Ltd.Inventors: Sang-bum Kang, Yun-sook Chae, Sang-in Lee, Hyun-seok Lim, Mee-young Yoon
-
Publication number: 20020006708Abstract: A selective metal layer formation method, a capacitor formation method using the same, and a method of forming an ohmic layer on a contact hole and filling the contact hole using the same, are provided. A sacrificial metal layer is selectively deposited on a conductive layer by supplying a sacrificial metal source gas which deposits selectively on a semiconductor substrate having an insulating film and the conductive layer. Sacrificial metal atoms and a halide are formed, and the sacrificial metal layer is replaced with a deposition metal layer such as titanium Ti or platinum Pt, by supplying a metal halide gas having a halogen coherence smaller than the halogen coherence of the metal atoms in the sacrificial metal layer. If such a process is used to form a capacitor lower electrode or form an ohmic layer on the bottom of a contact hole, a metal layer can be selectively formed at a temperature of 500° C. or lower.Type: ApplicationFiled: June 16, 1999Publication date: January 17, 2002Inventors: SANG-BUM KANG, YUN-SOOK CHAE, SANG-IN LEE, HYUN-SEOK LIM, MEE-YOUNG YOON
-
Patent number: 6197683Abstract: A method of forming a metal nitride film using chemical vapor deposition (CVD), and a method of forming a metal contact of a semiconductor device using the same, are provided. The method of forming a metal nitride film using chemical vapor deposition (CVD) in which a metal source and a nitrogen source are used as a precursor, includes the steps of inserting a semiconductor substrate into a deposition chamber, flowing the metal source into the deposition chamber, removing the metal source remaining in the deposition chamber by cutting off the inflow of the metal source and flowing a purge gas into the deposition chamber, cutting off the purge gas and flowing the nitrogen source into the deposition chamber to react with the metal source adsorbed on the semiconductor substrate, and removing the nitrogen source remaining in the deposition chamber by cutting off the inflow of the nitrogen source and flowing the purge gas into the deposition chamber.Type: GrantFiled: September 18, 1998Date of Patent: March 6, 2001Assignee: Samsung Electronics Co., Ltd.Inventors: Sang-bom Kang, Chang-soo Park, Yun-sook Chae, Sang-in Lee
-
Patent number: 6174809Abstract: A method for forming a metal layer using an atomic layer deposition process. A sacrificial metal atomic layer is formed on a semiconductor substrate by reacting a precursor containing a metal with a reducing gas, and a metal atomic layer is formed of metal atoms separated from a metal halide gas on a semiconductor substrate by reacting the sacrificial metal atomic layer with a metal halide gas. Also, a silicon atomic layer may be additionally formed on the metal atomic layer using a silicon source gas, to thereby alternately stack metal atomic layers and silicon layers. Thus, a metal layer or a metal silicide layer having excellent step coverage can be formed on the semiconductor substrate.Type: GrantFiled: December 15, 1998Date of Patent: January 16, 2001Assignee: Samsung Electronics, Co., Ltd.Inventors: Sang-bom Kang, Yun-sook Chae, Chang-soo Park, Sang-in Lee