Patents by Inventor Yung-Te Lai
Yung-Te Lai has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240099005Abstract: Memory devices and methods of forming the same are provided. A memory device of the present disclosure includes a bottom dielectric layer, a gate structure extending vertically from the bottom dielectric layer, a stack structure, and a dielectric layer extending between the gate structure and the stack structure. The stack structure includes a first silicide layer, a second silicide layer, an oxide layer extending bet ween the first and second silicide layers, a channel region over the oxide layer and extending between the first and second silicide layers, and an isolation layer over the second silicide layer. The first and second silicide layers include cobalt, titanium, tungsten, or palladium.Type: ApplicationFiled: November 30, 2023Publication date: March 21, 2024Inventors: Sheng-Chih Lai, Chung-Te Lin, Yung-Yu Chen
-
Patent number: 7823104Abstract: Some aspects provide determination of a function to rectify functional differences between netlist G1 and netlist G2 having inputs V. The determination may include determination of a signal s of netlist G1 that can be re-synthesized so as to correct the functional differences between netlist G1 and netlist G2, assignment of respective static values to a first plurality of inputs V, assignment of respective initial values to a second plurality of inputs V, determination of a first function based on the assigned static values, the assigned initial values, a first error function reflecting the difference between outputs of netlist G1 and netlist G2 for each vector of inputs V in a case that s equals 0, and a second error function reflecting the difference between the outputs of netlist G1 and netlist G2 for each vector of inputs V in a case that s equals 1.Type: GrantFiled: August 20, 2007Date of Patent: October 26, 2010Assignee: Cadence Design Systems, Inc.Inventors: Cheng-Ta Hsieh, Yifeng Wang, Yung-Te Lai, Chih-Chang Lin
-
Patent number: 7620918Abstract: Some embodiments relate to a method and apparatus for performing logic equivalence checking (EC) of circuits using adaptive learning based on a persistent cache containing information on sub-problems solved from previous equivalency checking runs. These sub-problems can include basic EC tasks such as logic cone comparison and/or state element mapping.Type: GrantFiled: August 29, 2007Date of Patent: November 17, 2009Assignee: Cadence Design Systems, Inc.Inventors: Manish Pandey, Yung-Te Lai, Bret Siarowski, Kei-Yong Khoo, Chih-Chang Lin
-
Patent number: 7620919Abstract: Some embodiments relate to a method and apparatus for performing logic equivalence checking (EC) of circuits using adaptive learning based on a persistent cache containing information on sub-problems solved from previous equivalency checking runs. These sub-problems can include basic EC tasks such as logic cone comparison and/or state element mapping.Type: GrantFiled: August 29, 2007Date of Patent: November 17, 2009Assignee: Cadence Design Systems, Inc.Inventors: Manish Pandey, Yung-Te Lai, Bret Siarowski, Kei-Yong Khoo, Chih-Chang Lin
-
Publication number: 20080288900Abstract: Some aspects provide determination of a function to rectify functional differences between netlist G1 and netlist G2 having inputs V. The determination may include determination of a signal s of netlist G1 that can be re-synthesized so as to correct the functional differences between netlist G1 and netlist G2, assignment of respective static values to a first plurality of inputs V, assignment of respective initial values to a second plurality of inputs V, determination of a first function based on the assigned static values, the assigned initial values, a first error function reflecting the difference between outputs of netlist G1 and netlist G2 for each vector of inputs V in a case that s equals 0, and a second error function reflecting the difference between the outputs of netlist G1 and netlist G2 for each vector of inputs V in a case that s equals 1.Type: ApplicationFiled: August 20, 2007Publication date: November 20, 2008Inventors: Cheng-Ta Hsieh, Yifeng Wang, Yung-Te Lai, Chih-Chang Lin
-
Publication number: 20070294649Abstract: Some embodiments relate to a method and apparatus for performing logic equivalence checking (EC) of circuits using adaptive learning based on a persistent cache containing information on sub-problems solved from previous equivalency checking runs. These sub-problems can include basic EC tasks such as logic cone comparison and/or state element mapping.Type: ApplicationFiled: August 29, 2007Publication date: December 20, 2007Applicant: CADENCE DESIGN SYSTEMS, INC.Inventors: Manish Pandey, Yung-Te Lai, Bret Siarkowski, Kei-Yong Khoo, Chih-Chang Lin
-
Publication number: 20070294650Abstract: Some embodiments relate to a method and apparatus for performing logic equivalence checking (EC) of circuits using adaptive learning based on a persistent cache containing information on sub-problems solved from previous equivalency checking runs. These sub-problems can include basic EC tasks such as logic cone comparison and/or state element mapping.Type: ApplicationFiled: August 29, 2007Publication date: December 20, 2007Applicant: CADENCE DESIGN SYSTEMS, INC.Inventors: Manish Pandey, Yung-Te Lai, Bret Siarkowski, Kei-Yong Khoo, Chih-Chang Lin
-
Patent number: 7266790Abstract: Some embodiments relate to a method and apparatus for performing logic equivalence checking (EC) of circuits using adaptive learning based on a persistent cache containing information on sub-problems solved from previous equivalency checking runs. These sub-problems can include basic EC tasks such as logic cone comparison and/or state element mapping.Type: GrantFiled: September 4, 2003Date of Patent: September 4, 2007Assignee: Cadence Design Systems, Inc.Inventors: Manish Pandey, Yung-Te Lai, Bret Siarkowski, Kei-Yong Khoo, Chih-Chang Lin
-
Patent number: 7240311Abstract: An equivalence checking method provides first and second logic functions. Don't care gates are inserted for don't care conditions in the first and second logic functions. The insertion of the don't care gates creates a first intermediate circuit and a second intermediate circuit. All 3DC gates of the first intermediate circuit are propagated and merged into a single 3DC gate when 3DC gates and SDC gates coexist in either of the first and second intermediate circuits. All 3DC gates of the second intermediate circuit are propagated and merged into a single 3DC gate when 3DC gates and SDC gates coexist in either of the first and second intermediate circuits. First and second circuit are produced in response to propagating and merging the 3DC gates. A combinational equivalence check is then performed of the first circuit to the second circuit under different equivalence relations.Type: GrantFiled: November 22, 2004Date of Patent: July 3, 2007Assignee: Cadence Design Systems, Inc.Inventors: Yung-Te Lai, Chioumin Chang, Kung-Chien Chen, Chih-Chang Lin
-
Publication number: 20050155002Abstract: An equivalence checking method provides first and second logic functions. Don't care gates are inserted for don't care conditions in the first and second logic functions. The insertion of the don't care gates creates a first intermediate circuit and a second intermediate circuit. All 3DC gates of the first intermediate circuit are propagated and merged into a single 3DC gate when 3DC gates and SDC gates coexist in either of the first and second intermediate circuits. All 3DC gates of the second intermediate circuit are propagated and merged into a single 3DC gate when 3DC gates and SDC gates coexist in either of the first and second intermediate circuits. First and second circuit are produced in response to propagating and merging the 3DC gates. A combinational equivalence check is then performed of the first circuit to the second circuit under different equivalence relations.Type: ApplicationFiled: November 22, 2004Publication date: July 14, 2005Inventors: Yung-Te Lai, Chioumin Chang, Kung-Chien Chen, Chih-Chang Lin
-
Patent number: 6842884Abstract: An equivalence checking method provides first and second logic functions. Don't care gates are inserted for don't care conditions in the first and second logic functions. The insertion of the don't care gates creates a first intermediate circuit and a second intermediate circuit. All 3DC gates of the first intermediate circuit are propagated and merged into a single 3DC gate when 3DC gates and SDC gates coexist in either of the first and second intermediate circuits. All 3DC gates of the second intermediate circuit are propagated and merged into a single 3DC gate when 3DC gates and SDC gates coexist in either of the first and second intermediate circuits. First and second circuits are produced in response to propagating and merging the 3DC gates. A combinational equivalence check is then performed of the first circuit to the second circuit under different equivalence relations.Type: GrantFiled: August 28, 2002Date of Patent: January 11, 2005Assignee: Verplex Systems, Inc.Inventors: Yung-Te Lai, Chioumin Chang, Kung-Chien Chen, Chih-Chang Lin
-
Publication number: 20040177332Abstract: Some embodiments relate to a method and apparatus for performing logic equivalence checking (EC) of circuits using adaptive learning based on a persistent cache containing information on sub-problems solved from previous equivalency checking runs. These sub-problems can include basic EC tasks such as logic cone comparison and/or state element mapping.Type: ApplicationFiled: September 4, 2003Publication date: September 9, 2004Inventors: Manish Pandey, Yung-Te Lai, Bret Siarkowski, Kei-Yong Khoo, Chih-Chang Lin
-
Publication number: 20040044975Abstract: An equivalence checking method provides first and second logic functions. Don't care gates are inserted for don't care conditions in the first and second logic functions. The insertion of the don't care gates creates a first intermediate circuit and a second intermediate circuit. All 3DC gates of the first intermediate circuit are propagated and merged into a single 3DC gate when 3DC gates and SDC gates coexist in either of the first and second intermediate circuits. All 3DC gates of the second intermediate circuit are propagated and merged into a single 3DC gate when 3DC gates and SDC gates coexist in either of the first and second intermediate circuits. First and second circuit are produced in response to propagating and merging the 3DC gates. A combinational equivalence check is then performed of the first circuit to the second circuit under different equivalence relations.Type: ApplicationFiled: August 28, 2002Publication date: March 4, 2004Inventors: Yung-Te Lai, Chioumin Chang, Kung-Chien Chen, Chih-Chang Lin