Patents by Inventor Yusuke Niki
Yusuke Niki has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11557538Abstract: A memory includes first signal lines divided into groups respectively including m (m is an integer equal to or larger than 2) lines, and second signal lines. A memory cell array includes memory cells. (m+2) or more global signal lines are configured to apply a selection voltage to any of the first signal lines. First transistors are provided to correspond to each of the first signal lines in one-to-one correspondence and are connected between the first signal lines and the global signal lines. First selection signal lines are provided to respectively correspond to the groups, and are each connected to gate electrodes of the first transistors included in a corresponding one of the groups in common. The first signal lines located at both ends of each of any two of the groups which are adjacent to each other are connected to mutually different ones of the global signal lines.Type: GrantFiled: September 10, 2020Date of Patent: January 17, 2023Assignee: Kioxia CorporationInventor: Yusuke Niki
-
Patent number: 11469270Abstract: A memory includes first signal-lines divided into groups. Global signal lines correspond to the first signal-lines. The global signal-lines include a selected global signal-line and a non-selected global signal-line. First transistors correspond to the first signal-lines. The first transistors are connected between a corresponding first signal-line and any of the global signal-lines. Selection signal-lines correspond to the groups. The selection signal-lines are connected to gate electrodes of the first transistors included in a corresponding group. Second transistors are connected between the first signal-lines that belong to adjacent two of the groups. When one of the first signal-lines which is electrically connected to the selected global signal-line is a selected first signal-line, the first transistors corresponding to one of the groups which includes the selected first signal-line is in a conducting state.Type: GrantFiled: February 4, 2021Date of Patent: October 11, 2022Assignee: Kioxia CorporationInventor: Yusuke Niki
-
Publication number: 20220059617Abstract: A memory includes first signal-lines divided into groups. Global signal lines correspond to the first signal-lines. The global signal-lines include a selected global signal-line and a non-selected global signal-line. First transistors correspond to the first signal-lines. The first transistors are connected between a corresponding first signal-line and any of the global signal-lines. Selection signal-lines correspond to the groups. The selection signal-lines are connected to gate electrodes of the first transistors included in a corresponding group. Second transistors are connected between the first signal-lines that belong to adjacent two of the groups. When one of the first signal-lines which is electrically connected to the selected global signal-line is a selected first signal-line, the first transistors corresponding to one of the groups which includes the selected first signal-line is in a conducting state.Type: ApplicationFiled: February 4, 2021Publication date: February 24, 2022Applicant: Kioxia CorporationInventor: Yusuke NIKI
-
Patent number: 11158375Abstract: A semiconductor storage device includes first signal lines divided into groups respectively including m (m is an integer equal to or larger than 2) of the first signal lines; and second signal lines. A memory cell array includes memory cells provided to correspond to respective intersections of the first signal lines and the second signal lines. A selection voltage is applied to any of the first signal lines through m global signal lines. First transistors are provided to respectively correspond to the first signal lines and connected between the first signal lines and the global signal lines. First selection signal lines are provided to respectively correspond to the groups and connected to gate electrodes of the first transistors included in a corresponding one of the groups in common. First dummy signal lines are arranged between adjacent ones of the groups, to which a non-selection voltage is applied.Type: GrantFiled: February 5, 2020Date of Patent: October 26, 2021Assignee: Kioxia CorporationInventor: Yusuke Niki
-
Publication number: 20210265259Abstract: A memory includes first signal lines divided into groups respectively including m (m is an integer equal to or larger than 2) lines, and second signal lines. A memory cell array includes memory cells. (m+2) or more global signal lines are configured to apply a selection voltage to any of the first signal lines. First transistors are provided to correspond to each of the first signal lines in one-to-one correspondence and are connected between the first signal lines and the global signal lines. First selection signal lines are provided to respectively correspond to the groups, and are each connected to gate electrodes of the first transistors included in a corresponding one of the groups in common. The first signal lines located at both ends of each of any two of the groups which are adjacent to each other are connected to mutually different ones of the global signal lines.Type: ApplicationFiled: September 10, 2020Publication date: August 26, 2021Applicant: Kioxia CorporationInventor: Yusuke NIKI
-
Patent number: 11081175Abstract: According to one embodiment, a device includes first lines transmitting a first signals; second lines receiving the first signals; and a first circuit including a first selector coupled to the first lines, a second selector coupled to the second lines, third lines and a fourth lines between the first and second selectors. Each of the third lines stores the second signals, each of the fourth lines stores the third signals. The first circuit counts a first number of second signals equivalent to the corresponding first signal; counts a second number of third signals equivalent to corresponding first signal of the first signals; and couples either the third or the fourth lines to the first and second lines via the first and second selectors, based on a result of comparison between the first and the second numbers.Type: GrantFiled: July 30, 2020Date of Patent: August 3, 2021Assignee: Kioxia CorporationInventors: Yusuke Niki, Atsushi Kawasumi, Takayuki Miyazaki
-
Publication number: 20210090650Abstract: According to one embodiment, a device includes first lines transmitting a first signals; second lines receiving the first signals; and a first circuit including a first selector coupled to the first lines, a second selector coupled to the second lines, third lines and a fourth lines between the first and second selectors. Each of the third lines stores the second signals, each of the fourth lines stores the third signals. The first circuit counts a first number of second signals equivalent to the corresponding first signal; counts a second number of third signals equivalent to corresponding first signal of the first signals; and couples either the third or the fourth lines to the first and second lines via the first and second selectors, based on a result of comparison between the first and the second numbers.Type: ApplicationFiled: July 30, 2020Publication date: March 25, 2021Applicant: KIOXIA CORPORATIONInventors: Yusuke NIKI, Atsushi KAWASUMI, Takayuki MIYAZAKI
-
Publication number: 20210082507Abstract: A semiconductor storage device includes first signal lines divided into groups respectively including m (m is an integer equal to or larger than 2) of the first signal lines; and second signal lines. A memory cell array includes memory cells provided to correspond to respective intersections of the first signal lines and the second signal lines. A selection voltage is applied to any of the first signal lines through m global signal lines. First transistors are provided to respectively correspond to the first signal lines and connected between the first signal lines and the global signal lines. First selection signal lines are provided to respectively correspond to the groups and connected to gate electrodes of the first transistors included in a corresponding one of the groups in common. First dummy signal lines are arranged between adjacent ones of the groups, to which a non-selection voltage is applied.Type: ApplicationFiled: February 5, 2020Publication date: March 18, 2021Applicant: Kioxia CorporationInventor: Yusuke NIKI
-
Patent number: 10755778Abstract: A semiconductor switch according to an embodiment includes: a first sub-switch and a second sub-switch. A first input signal is inputted into the first sub-switch and a second input signal is inputted into the second sub-switch. The first input signal is either a first voltage or a third voltage, the second input signal is either a second voltage or a fourth voltage, the second voltage is lower than the first voltage, the third voltage is lower than the first voltage and the fourth voltage is lower than the third voltage. The second voltage is inputted into the second sub-switch when an output from the first sub-switch is outputted from the semiconductor switch, and the third voltage is inputted into the first sub-switch when an output from the second sub-switch is outputted from the semiconductor switch.Type: GrantFiled: July 10, 2019Date of Patent: August 25, 2020Assignee: Toshiba Memory CorporationInventor: Yusuke Niki
-
Patent number: 10720576Abstract: A semiconductor device includes: a first switch that uses a first selection signal and a second selection signal to select one of a first voltage and a third voltage or a second voltage and a fourth voltage from the first voltage, the second voltage lower than the first voltage, the third voltage lower than the first voltage, and the fourth voltage lower than the third voltage; a second switch that selects one of a first input signal or a second input signal from the first input signal being the first voltage or the third voltage and the second input signal being the second voltage or the fourth voltage; a third switch that outputs the third voltage in a case where the first voltage and the third voltage are selected by the first switch and the first input signal, which is the first voltage, is selected by the second switch, outputs the first voltage in a case where the first voltage and the third voltage are selected by the first switch and the first input signal, which is the third voltage, is selected by tType: GrantFiled: February 21, 2019Date of Patent: July 21, 2020Assignee: Toshiba Memory CorporationInventor: Yusuke Niki
-
Publication number: 20200091421Abstract: A semiconductor device according to an embodiment includes: a first switch that uses a first selection signal and a second selection signal to select one of a first voltage and a third voltage or a second voltage and a fourth voltage from the first voltage, the second voltage lower than the first voltage, the third voltage lower than the first voltage, and the fourth voltage lower than the third voltage; a second switch that selects one of a first input signal or a second input signal from the first input signal being the first voltage or the third voltage and the second input signal being the second voltage or the fourth voltage; a third switch that outputs the third voltage in a case where the first voltage and the third voltage are selected by the first switch and the first input signal, which is the first voltage, is selected by the second switch, outputs the first voltage in a case where the first voltage and the third voltage are selected by the first switch and the first input signal, which is the thirType: ApplicationFiled: February 21, 2019Publication date: March 19, 2020Applicant: Toshiba Memory CorporationInventor: Yusuke NIKI
-
Patent number: 10468081Abstract: A device includes a memory-cell array and a sense-amplifier. A decoder connects a first BL to the sense amplifier. The decoder includes first and second multiplexers. The first multiplexer includes a first n-type transistor and a first p-type transistor. The first n-type transistor is connected to the first BL and capable of applying a first voltage for writing a first logic or a non-select voltage for not writing data to the first BL. The first p-type transistor is connected to the first BL and capable of applying a second voltage for writing a second logic or the non-select voltage to the first BL. The second multiplexer is connected between the first multiplexer and the sense amplifier and transmits the first voltage or the non-select voltage to the first n-type transistor and transmits the second voltage or the non-select voltage to the first p-type transistor.Type: GrantFiled: February 28, 2018Date of Patent: November 5, 2019Assignee: TOSHIBA MEMORY CORPORATIONInventor: Yusuke Niki
-
Publication number: 20190066744Abstract: A device includes a memory-cell array and a sense-amplifier. A decoder connects a first BL to the sense amplifier. The decoder includes first and second multiplexers. The first multiplexer includes a first n-type transistor and a first p-type transistor. The first n-type transistor is connected to the first BL and capable of applying a first voltage for writing a first logic or a non-select voltage for not writing data to the first BL. The first p-type transistor is connected to the first BL and capable of applying a second voltage for writing a second logic or the non-select voltage to the first BL. The second multiplexer is connected between the first multiplexer and the sense amplifier and transmits the first voltage or the non-select voltage to the first n-type transistor and transmits the second voltage or the non-select voltage to the first p-type transistor.Type: ApplicationFiled: February 28, 2018Publication date: February 28, 2019Applicant: TOSHIBA MEMORY CORPORATIONInventor: Yusuke NIKI
-
Patent number: 9935619Abstract: A semiconductor device includes an amplifier, a slew rate regulating circuit, a detection circuit, and a control circuit. The amplifier is configured to amplify an input signal. The slew rate regulating circuit is configured to regulate the slew rate of the input signal. The detection circuit is configured to detect the slew rate of the input signal along a signal path of the input signal between the slew rate regulating circuit and the amplifier. The control circuit is configured to control the slew rate regulating circuit based on a detection result of the detection circuit.Type: GrantFiled: August 31, 2016Date of Patent: April 3, 2018Assignee: KABUSHIKI KAISHA TOSHIBAInventor: Yusuke Niki
-
Publication number: 20170237416Abstract: A semiconductor device includes an amplifier, a slew rate regulating circuit, a detection circuit, and a control circuit. The amplifier is configured to amplify an input signal. The slew rate regulating circuit is configured to regulate the slew rate of the input signal. The detection circuit is configured to detect the slew rate of the input signal along a signal path of the input signal between the slew rate regulating circuit and the amplifier. The control circuit is configured to control the slew rate regulating circuit based on a detection result of the detection circuit.Type: ApplicationFiled: August 31, 2016Publication date: August 17, 2017Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Yusuke NIKI
-
Patent number: 9208830Abstract: A semiconductor memory device includes a memory cell, a pair of local bit lines connected to the memory cell, first and second transistors, one end of the current channel of each connected to a power supply and the other end of the current channel of each connected to one of the local bit lines, third and fourth transistors, one end of the current channel of each connected to one of the local bit lines, the other end of the current channel of each connected to one of the global bit lines, fifth and sixth transistors, one end of the current channel of each connected to one of the global bit lines and the other end of the current channel of which connected to the power supply. The device further includes a control unit configured to control the transistors.Type: GrantFiled: September 2, 2013Date of Patent: December 8, 2015Assignee: Kabushiki Kaisha ToshibaInventors: Yusuke Niki, Keiichi Kushida
-
Patent number: 9054633Abstract: A bias current circuit controls an oscillator that generates an oscillation signal of a frequency corresponding to an input current. The circuit includes a part that detects fluctuation of a control current for variably controlling the frequency of the oscillation signal and a part that generates an input current in which a fluctuation component of the control current is canceled using a current for cancelling the detected fluctuation of the control current.Type: GrantFiled: September 2, 2013Date of Patent: June 9, 2015Assignee: Kabushiki Kaisha ToshibaInventors: Yusuke Niki, Daisuke Miyashita
-
Publication number: 20140203880Abstract: A bias current circuit controls an oscillator that generates an oscillation signal of a frequency corresponding to an input current. The circuit includes a part that detects fluctuation of a control current for variably controlling the frequency of the oscillation signal and a part that generates an input current in which a fluctuation component of the control current is canceled using a current for cancelling the detected fluctuation of the control current.Type: ApplicationFiled: September 2, 2013Publication date: July 24, 2014Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Yusuke NIKI, Daisuke MIYASHITA
-
Publication number: 20140104915Abstract: A semiconductor memory device includes a memory cell, a pair of local bit lines connected to the memory cell, first and second transistors, one end of the current channel of each connected to a power supply and the other end of the current channel of each connected to one of the local bit lines, third and fourth transistors, one end of the current channel of each connected to one of the local bit lines, the other end of the current channel of each connected to one of the global bit lines, fifth and sixth transistors, one end of the current channel of each connected to one of the global bit lines and the other end of the current channel of which connected to the power supply. The device further includes a control unit configured to control the transistors.Type: ApplicationFiled: September 2, 2013Publication date: April 17, 2014Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Yusuke NIKI, Keiichi KUSHIDA
-
Patent number: 8111543Abstract: An SRAM cell includes one pair of drive transistors, one pair of load transistors, one pair of write access transistors, one pair of read drive transistors, and one pair of access transistors. A voltage source potential is supplied to drains of the read drive transistors.Type: GrantFiled: March 8, 2010Date of Patent: February 7, 2012Assignee: Kabushiki Kaisha ToshibaInventors: Yusuke Niki, Keiichi Kushida